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 ABSTRACT 
COMMON MODE VOLTAGE MITIGATION STRATEGIES USING PWM IN 
NEUTRAL-POINT-CLAMPED MULTILEVEL INVERTERS 
 
 
Chad Alexander Somogyi, B.S. 
Marquette University, 2015 
 
 
Over the last several decades, there has been consistent growth in the 
research and development of multilevel voltage-source inverter-based adjustable 
speed motor drives (ASDs) as a result of low cost, high reliability power 
semiconductors. The three-level neutral-point-clamped (NPC) ASD is a popular 
multilevel inverter used in low and medium voltage applications because of its 
ability to produce lower levels of total harmonic distortion (THD) and withstand 
higher voltages while preserving the rated output power compared to two-level 
ASDs. 
 
As with other voltage-source inverters, three-level NPC ASDs produce 
common-mode voltage (CMV) that can cause motor shaft voltages, bearing 
currents, and excess voltage stresses on motor windings, resulting in the 
deterioration of motor bearings and insulation. Furthermore, the CMV and 
resultant currents can generate electromagnetic interference that can hinder the 
operation of sensitive control electronics. In this thesis, three carrier-based, three-
level pulse-width-modulation (PWM) strategies were investigated to examine the 
levels of CMV, common-mode current, and dv/dt produced by the three-level 
NPC ASD. Additionally, the effects that each PWM strategy has on the THD in 
the output waveforms, as well as the total switching and conduction losses were 
analyzed through software simulation programs using a resistive-inductive load 
over a range of modulation indices. The first of the three methods, in-phase 
disposition sub-harmonic PWM (PD-SPWM), was verified experimentally using 
a laboratory-scale, 7.5 kVA three-level NPC ASD prototype. 
 
It was determined that PD-SPWM produced the highest CMV amplitude 
of one-third the dc bus voltage, but the lowest values of differential-mode dv/dt, 
THD, and drive losses. The second strategy, phase-opposition (PO)-SPWM, 
reduced the CMV amplitude to one-sixth the dc bus voltage, at the cost of higher 
THD and drive losses and a doubling of the differential-mode dv/dt. The final 
strategy, zero common-mode (ZCM)-SPWM, was modified (MZCM-SPWM) to 
accommodate IGBT dead-time by delaying the output voltage transitions based 
on the polarity of the output currents and the direction of the commanded voltage 
transitions. The MZCM-SPWM method nearly eliminated all CMV pulses while 
maintaining comparable levels of THD, but produced twice the switching losses 
compared to PD- and PO- SPWM, and twice the differential-mode dv/dt 
compared to PD-SPWM. 
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INTRODUCTION 
1.1 Background 
1.1.1 Motivation of Research 
The research and growth of multilevel voltage-source power electronic 
energy conversion equipment has been profound over the last several decades, 
owed mainly to the decreasing cost and increasing reliability of high power 
semiconductor devices. These power converters are popular in medium and high 
voltage applications due to their ability to handle high voltages without 
compromising the output power [1, 2], thus eliminating the need for transformers 
to increase or decrease voltage levels [3], which pose considerable size, weight, 
and cost penalties. Multilevel converters (MLCs), in inverter or rectifier mode, 
are also emerging in low voltage applications because of their ability to produce 
low levels of total harmonic distortion (THD) in the output voltage and current 
compared to conventional two-level converters [1]. The number of applications 
using MLCs is immense, including static var generators [3-5], back to back grid 
interties with a common dc bus for frequency changing or phase shifting, power 
flow controllers [2], or microgrids for a source of ac power [6]. Moreover, the 
MLC is also a very attractive choice for regenerative or non-regenerative 
inverter-based motor drive applications, such as high power fans, pumps, 
blowers, downhill conveyors [7], and even shipboard propulsion systems [8]. The 
deflating cost of pulse-width-modulation (PWM) controlled low voltage (LV) 
2 
and medium voltage (MV) adjustable speed ac motor drives (ASDs) has allowed 
for their proliferation throughout commercial and industrial markets. 
Furthermore, ASDs allow the motor drive system to operate at a greater 
efficiency, hence reducing energy cost and negative environmental impacts [9]. 
Like many power electronic converters, the multilevel (ML) voltage-
source inverter (VSI) has many benefits in terms of energy efficiency and 
applications. However, like the two level VSI, the ML-VSI is not immune to 
problems. Over the last several decades, the common-mode voltage (CMV) 
produced by VSIs has been the subject of a large volume of research. The CMV 
causes shaft voltage, and consequently bearing currents, in addition to excess 
voltage stress on motor windings, which may result in premature bearing failure 
and insulation breakdown. Furthermore, the CMV and induced common-mode 
currents (CMIs) can be a source of electromagnetic interference (EMI) that can 
hinder the operation of sensitive control electronics that are located in close 
proximity to the common-mode (CM) noise paths. The primary motivation for 
this research is to focus on CMV, its resulting CMI and negative consequences, 
and investigate various mitigation strategies using PWM techniques applied to 
three-level neutral-point-clamped (NPC) multilevel inverters (MLIs). 
1.1.2 Scope of Thesis 
Although the issue of CMV is a widespread problem among many types of 
power conversion systems, including the aforementioned applications, the 
following research will be limited to CMV and CMI as related to two-level and 
multilevel, three phase, inverter-based ASDs. Although many types of existing 
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CMV mitigation strategies will be reviewed in this chapter, the analyses and 
simulations to follow will focus exclusively on several carrier-based sub-
harmonic (SPWM) strategies. The simulations will incorporate a resistive-
inductive (RL) load to emulate a five horsepower induction motor operating 
under no-load conditions. In the latter portion of this thesis, the design and 
implementation of a laboratory-scale, 7.5 kVA, three phase, three-level NPC 
ASD will be presented, and a single three-level SPWM algorithm will be tested 
on the ASD to verify proper drive operation and  simulation results. The ASD 
will be programmed to operate in an open loop control scheme, connected with a 
five horsepower induction motor operating under no-load conditions. 
1.2 Review of Literature 
1.2.1 Common Mode Voltage and its Effects in AC Motor Drive Systems 
Introduction 
In any balanced ac three phase motor system with purely sinusoidal 
excitation, the phase voltages with respect to the neutral point of the motor 
(assuming a Y connection) are composed of only positive sequence components, 
thus the instantaneous sum of the time-domain phase voltages is zero [10]. This 
situation is normally applicable to motors that are connected directly to the utility 
mains. The major drawback of this scenario is the inability to control the motor 
speed and torque, resulting in less than optimal control and operating efficiency. 
Furthermore, the inrush currents when direct-line starting is employed can reach 
levels exceeding six times the rated current of the motor [11]. Using VSI-based 
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ASDs, whether two-level or multilevel, provides solutions to these problems, but 
suffer major drawbacks because the output voltages they produce are not 
sinusoidal, and their time-domain phase voltages at any instant over the ac cycle 
may not sum-up to a zero value. 
VSIs employ the use of high-speed switching devices, such as insulated-
gate bipolar junction transistors (IGBTs) or metal-oxide field-effect transistors 
(MOSFETs) to perform the dc-ac power conversion by synthesizing an ac output 
from a dc source. Unlike sinusoidal ac sources, the VSI generates rectangular 
pulses with a high rate of change of output voltage with respect to time (dv/dt) 
during the switching transitions. When utilized in motor drive applications, the 
load of the VSI is predominately inductive; however the presence of parasitic 
capacitances throughout the system is unavoidable. Considering the ac portion of 
the drive system, the parasitic capacitance between phases contributes to induced 
differential mode current (DMI) as a result of high differential-mode (DM) dv/dt 
produced by the switching devices. Likewise, the parasitic capacitance between 
each phase and the system ground contribute to induced CMI as a result of high 
CM dv/dt produced by the switching devices.  
The level of dv/dt produced by each switching device, normally in the 
range of 5 kV/μs to 15 kV/μs [12], is an important measure and is solely 
responsible for the common mode charging and discharging impulse currents 
produced by the parasitic capacitances between the system ground and motor 
windings, cabling, inverter, and the semiconductor devices [13]. The induced 
CMIs return to the power mains along various ground paths as shown in Figure 
1.1. It is important to note that parasitic capacitances do exist internal to any 
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ASD that are not shown in this illustration in Figure 1.1. If the inverter is 
operating under PWM conditions, rather than six step (two-level inverters), 
twelve-step (three-level inverters), etc., the frequency of the CMIs increase to 
levels near the carrier frequency (2-20 kHz) and its multiples. High-frequency 
oscillations as a result of parasitic resonance can reach 50-300 kHz levels [14]. 
There has been substantial research efforts made to reduce CMIs [15], however 
the major emphasis of this thesis is to mitigate/eliminate CMV, which fortunately 
reduces CMI. 
 
 
Figure 1.1:  source-drive-motor simplified circuit showing cable and motor 
parasitic capacitances and CMI paths. 
Referring to Figure 1.1, the inverter pole voltages (output voltage), that is, 
the three phase output voltages with respect to “0,” or the midpoint of the dc bus, 
can be expressed by: 
 a an nv v v= +0 0   (1.1) 
 b bn nv v v= +0 0   (1.2) 
 c cn nv v v= +0 0   (1.3) 
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Summing Equations 1.1-1.3 and solving for 0nv  yields: 
 ( )n a b c an bn cnv v v v v v v= + + - - -0 0 0 0 3   (1.4) 
If the load is balanced, the line-to-neutral voltages sum-up to zero resulting in: 
 ( )n a b cv v v v= + +0 0 0 0 3   (1.5) 
A number of investigators refer to nv 0  as the CMV of the system, however this is 
only the case if the midpoint of the dc bus voltage is balanced. The CMV that is 
of concern with respect to the integrity of the load, i.e. shaft voltages and bearing 
currents, is defined as the potential between the neutral point of the load and the 
system ground. In this case, for a balanced load we have: 
 ( )ng ag bg cgv v v v= + + 3   (1.6) 
The CMV in Equation 1.6 is composed of the high frequency common-mode 
pulses in nv 0  generated by the drive in addition to a strong third harmonic 
component, present in the gv 0  voltage as a result of the six-pulse voltage ripple 
produce by the three phase rectifier [12, 16]. This voltage takes on a triangular 
shape and can be expressed as: 
 ( ) ( )g s sˆ ˆv V sin t V sin t ...w wp p
é ù é ù= + +ê ú ê úë û ë û0
3 3 3 3
3 9
8 80
  (1.7) 
Where sVˆ  is the peak amplitude of the input phase voltage and w  is the 
fundamental input frequency. This component normally exhibits a very low 
dv/dt [17], but still contributes to the peak amplitude of the CMV. Because this 
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low frequency oscillation is unavoidable unless other methods are implemented 
to balance the dc midpoint voltage, which are beyond the scope of this thesis, the 
nov  voltage will be the primary performance metric regarding CMV mitigation 
or elimination in the forthcoming sections. The exact terms will be clarified in 
specific cases to avoid confusion. 
Motor Bearing Currents 
 Bearing currents resulting from shaft-induced voltages have been a major 
concern for nearly a century. It has been demonstrated by P. Alger and H. 
Samson as early as 1924 [18] that shaft voltages and bearing currents exist in 
electric motors being excited by sinusoidal sources. Contributors to the bearing 
currents of line-frequency driven motors include:  (a) ac/dc magnetic flux that 
flows along the path of the shaft, bearings, and machine base, (b) a voltage that 
develops between the shaft and ground via electrostatic fields set up by friction 
from pulleys, belts, the bearings themselves, or even ionized air [19], and (c) ac 
voltages that are induced in the motor shaft (end-to-end) due to monopolar (axial) 
magnetic flux linking the shaft. According to [18], the issue in (c) above is the 
most problematic and is caused by an unequal amount of clockwise and counter 
clockwise flux in the stator yoke due to dissymmetry in the magnetic circuit. This 
results in a potential that induces currents that flow from one shaft end to 
another, completing the circuit through the bearings, motor frame, and motor 
base. Literature notes that 20% of all motor failures that are operated at line 
frequency are due to bearing current problems [20]. 
 When PWM ASDs are in use, the steep edges of the impressed CMV 
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across the stator neutral and frame ground causes bearing currents to flow as a 
result of electrostatic discharge across the film of lubricant in bearings [19, 21]. 
The shaft voltage induced in PWM ASDs can exceed that which is produced by 
line frequency driven motors by as much as 20 times [19]. The damage caused by 
the discharges can ensue in a shorter period of time with more severity compared 
to sinusoidally excited motors. The dominant form of bearing damage under 
PWM operation is electrostatic discharge machining (EDM) that occurs from the 
dielectric breakdown of the bearing lubricant resulting from high frequency, 
nanosecond-scale impulse currents that flow from the bearing balls/rollers to the 
outer bearing race [19]. Evidence of EDM on bearings includes transverse 
fluting, giving the surfaces of the bearing races a washboard appearance, such as 
that appearing in Figure 1.2. Other forms of bearing damage caused by bearing 
currents not limited to PWM operation are spark tracks, pitting, and welding 
[22]. The authors in [19, 23-24] offer a comprehensive overview and analysis of 
bearing current phenomena and offer insightful suggestions and mitigation 
techniques. 
 
Figure 1.2:  transverse fluting caused by EDM bearing currents in motor under 
PWM operation [25]. 
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 According to Figure 1.3, the line to ground impedance of a motor is 
predominately capacitive and can be represented by the equivalent circuit shown 
in Figure 1.4. In reality, the variables are distributed, however for analysis they 
can be lumped into four classifications which are listed in Table 1.1 [26]. These 
values of capacitances in Table 1.1 are valid for a wide range of induction motor 
horsepower ratings with typical ball bearings [23]. For simplicity, the cable stator 
winding, line filter impedance, as well as series bearing resistance have been 
neglected, but must be accounted for when analyzing bearing current and 
winding stress phenomena. 
 
Figure 1.3:  lumped capacitances of an inverter-fed electric motor [26]. 
 
 
Figure 1.4:  common-mode equivalent circuit for a PWM inverter-fed motor.  
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Table 1.1:  common-mode equivalent circuit parameters and their significance. 
Parameter Description Significance 
Typical 
Capacitance 
[19] 
Csf 
Stator winding 
to stator frame 
capacitance 
Largest capacitance and 
primary pathway for CMI. 
Contributes to winding stress 
and insulation breakdown. 
11 nF 
Csr 
Stator winding 
to rotor frame 
capacitance 
Primary coupling capacitance 
between stator winding and 
rotor metal. Level of shaft 
voltage depends on this value. 
100 pF 
Crf 
Rotor frame to 
stator frame  
capacitance 
About 10% of CMV appears 
across this capacitance due to 
the voltage divider effect. 
1.1 nF 
Cb 
Bearing 
capacitance 
Dynamic value that depends 
on motor speed, type of 
lubricant, etc. 
Helps determine bearing life. 
200 pF 
 
In summary, there are four main approaches to prevent bearing currents in 
electric machines [10]: 
1) Reduce or eliminate the CMV produced by the ASD. 
2) Reduce or eliminate the coupling action between the stator and rotor. 
3) Provide a low impedance ground path to drain currents from the shaft. 
4) Implement passive and/or active filtering to reduce CMV amplitude 
and CM dv/dt. 
The first approach can be made by modifying the PWM algorithm in the ASD 
controller, which is the major objective of this thesis. Efforts have been made to 
remove the coupling action between the stator and rotor, such as incorporating an 
electrostatic shield on the surface of the stator [24]. Installing a shaft grounding 
brush is a hardware solution [19, 26] that can help drain shaft currents, but adds 
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additional cost and maintenance to the motor-drive system. Adding passive 
and/or active filters to the drive output or motor terminals is another hardware 
solution that will be elaborated on in a subsequent section. 
Winding Voltage Stress 
 Not only can CMV prove harmful to motor bearings, the voltage stress 
that CMV and DMV places on the motor windings can cause premature 
insulation breakdown, leading to winding short circuits and inter-turn faults. The 
ngv  voltage is also fairly significant over the entire winding of the motor because 
most motors controlled with ASDs have floating neutrals that are isolated from 
ground [27]. Many ASDs now use IGBTs as the primary switching devices due 
to their high voltage/power rating, low rise time and fast switching speeds. This 
allows for a higher switching frequency in PWM VSIs that produces a current 
waveform with lower harmonics and less audible noise in the motor [28]. The 
tradeoff of improved ASD efficiency due to low IGBT rise times comes from the 
interaction between the inverter, motor and cabling that can produce large DM 
overvoltages at the motor terminals reaching twice the dc bus voltage. Moreover, 
pulses at the inverter outputs may occur prior to the decay of the reflected waves 
of previous pulses which can lead to overvoltages exceeding twice the dc bus 
voltage. Even more disastrous are polarity reversals of the line-to-line voltages 
resulting from two phase voltages simultaneously changing state. These 
phenomena have been shown to significantly lower the life of the motor 
insulation [28]. 
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Electromagnetic Interference (EMI) 
 Conducted EMI emissions caused by CMV/CMI [29] are another concern 
that can be overlooked and prove troublesome in ASD applications. CMIs can 
flow through different ground paths, which may provoke unexpected behavior of 
nearby control electronics, including the drive controller, encoders, tachometers, 
ASD current sensors, and other low level analog signals [12]. These effects can 
be exacerbated if the power system impedance is high or if a high resistance 
grounding scheme is in use [13]. From a high frequency perspective, the CM 
dv/dt produced from the low switching times in ASDs, as illustrated in Figure 
1.5, contribute to EMI noise ranging from 535 kHz to 1.7 MHz in industrial 
applications [12]. This waveform is ideal, whereas in realistic applications, the 
parasitic capacitances in the cables and motors will cause high frequency ringing 
at each switching transition. As with all high frequency electronic equipment, 
radiated EMI emissions may also cause numerous problems in the motor drive 
system, but is beyond the scope of this thesis. 
 
 
 
Figure 1.5:  typical IGBT switching waveform of a PWM controlled ASD. 
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It should be mentioned that the number of ASDs in any one commercial or 
industrial facility can be large; therefore it is especially important to understand 
the interaction of sources and loads when common ac or dc busses are connected 
to various ASDs, uninterruptable power supplies (UPS), and renewable energy 
systems [6]. 
CMIs can also cause dc bus “pump-up” (overcharging of the dc bus 
capacitors) [30] in VSI ASD systems, which depends on the ac line impedance 
while operating the ASD with a low power output. The parasitic cable charging 
currents can return to the drive through the ac mains and cause the dc bus voltage 
to increase to undesirable levels, resulting in overvoltage trips in the drive 
controller. This so-called “pump-up” is exacerbated when the ASD is operating 
with high switching frequencies, long shielded cables, and mismatched 
termination impedances [30]. 
In summary, CMIs induced by CM dv/dt produced by ASDs can produce 
many unwanted effects in motor-drive systems, including premature motor 
bearing failure, winding insulation breakdown, and EMI. CMIs are highest for 
motor-drive systems incorporating long cabling between the drive and motor, 
high voltage/power motors with a high value of parasitic capacitance, and ASDs 
equipped with low switch rise-times. 
1.2.2 CMV and CMI Mitigation Strategies 
Introduction 
 There have been numerous studies on the mitigation of CMV and CMI 
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produced by VSI ASDs for both two level and multilevel topologies. Hardware 
solutions have been proposed that add additional components to the ASD, the 
load, or both. There are penalties with this option due to the additional size, 
weight, and cost of the components. The other option is to modify the PWM 
algorithm to reduce the amplitude of the CMV and its number of occurrences 
over each switching period. Although this option minimizes hardware, there are 
limitations and consequences as well, such as unpredicted CM and DM dv/dt, 
which may warrant the use of additional hardware or modification to the IGBT 
gate driver circuits. Nevertheless, it is worthwhile to explore, compare, and 
contrast the benefits and drawbacks of both options so that the appropriate 
recommendations and conclusions can be made. 
Hardware Solutions to Reduce CMV/CMI/EMI 
 Adding electrical hardware to the ASD system is one of the primary 
solutions for reducing the levels of CMV and CM dv/dt., and several existing 
strategies will be presented in this section. An early and popular approach in 
industry is the use of shaft grounding brushes [19, 26], which shunt the common 
mode current induced by the shaft voltage to ground by providing a low 
impedance connection directly to the motor shaft. These devices require 
additional cost and maintenance and may not be suitable is harsh or explosive 
environments. Furthermore, mechanical obstructions or the inability to access the 
motor shaft may prevent their use. Insulating one or both bearings [10] of the 
motor is also applied in industry, especially in MV applications. These 
techniques are not as effective as grounding the shaft, because insulating one 
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bearing prevents circulating currents in the motor, and insulating both bearings 
may cause an undesirable and unsafe electrostatic build-up of shaft voltage. A 
very effective technique to limit shaft voltage and bearing current was 
demonstrated by electrostatically shielding a 15 hp, 460 V induction motor [24] 
driven by a PWM inverter at several switching frequencies. By placing a copper 
foil shield over the effective airgap of the stator, the authors concluded that under 
no-load conditions, the shaft voltage decreased by as much as 56% with respect 
to the unshielded motor. Moreover, a reduction of 98% was achieved when the 
shield was extended to include the stator end-turns. 
It is equally important to consider the harmful effects of EMI and incorporate 
measures to ensure that the ASD conforms to electromagnetic compatibility 
(EMC) standards and other applicable codes. In terms of EMI mitigation through 
hardware, good shielding practices can limit the harmful effects of radio 
frequency (RF) currents in the motor-drive system, such as the use of insulated 
shielded cables with symmetrically oriented bundled conductors between the 
drive and the motor [12]. It is also important to provide a low impedance ground 
path of the switching devices by placing capacitors between each side of the dc 
bus and ground as close to the devices as possible [13]. Other hardware methods 
that limit CM and DM dv/dt and EMI are active filters [31], snubber circuits, 
and resonant converters [29], however, they add to the size, cost, and control 
complexity of the ASD [32]. There are a host of resources that one may consult 
for information on standards, rules, and guidelines that can be useful for 
countering the negative effects of EMI related to ASDs and ensuring EMC. A 
brief list of standards and organizations include: 
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• IEEE 519-1992 standard for power electronic devices and equipment. 
• European EN-55011 standard. 
• The International Special Committee of Radio Interference (CISPR). 
• The International Electrotechnical Commission (IEC). 
• The Federal Communications Commission (FCC). 
• Military specifications. 
The use of passive components in the form of filters is another popular 
choice to lower the CM and DM dv/dt of VSI ASDs. There has been extensive 
research conducted on passive filter topologies to mitigate CM and DM noise 
[33-36], many of which include combinations of series- or Y-connected 
capacitors, inductors, and resistors placed at the drive input and/or output, motor 
terminals, or combinations thereof. Common mode cores, as pictured in Figure 
1.6, are normally used to enhance EMC and to dampen the rise time of CMI. 
There are other inductors [30], shown in Figures 1.7 and 1.8, which lower the 
respective dv/dt through low pass filtering by presenting a high impedance to 
CM and/or DM currents. They are normally combined with other passive or 
active components to achieve a specific purpose. 
 
 
Figure 1.6:  common-mode core [30]. 
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Figure 1.7:  common-mode/differential-mode inductor [30]. 
 
Figure 1.8:  differential-mode inductor [30]. 
In [37], Kim and Sul mention that resistive-inductive-capacitive (RLC) 
output filters have been traditionally used to produce a sinusoidal output voltage 
at the motor terminals, thus reducing the harmonic distortion, limiting eddy 
current losses, and decreasing the skin effect losses in the stator windings. 
Audible noise in the motor is also lessened as a result of harmonic reduction. The 
authors in [38] proposed a second-order RLC sinusoidal filter that reduces CM 
and DM dv/dt by up to 70%, and is pictured at the output of a three-level NPC 
inverter in Figure 1.9. It is composed of a series connected DM inductor and a Y-
connected resistive-capacitive (RC) network with its neutral point connected to 
the midpoint of the dc bus, which poses a drawback because the midpoint of the 
dc bus is not normally available as an external connection. However, this filter 
permits the use of longer cables between the drive and motor due to the reduction 
of CM dv/dt. It should be noted that the filter resistance should be matched to 
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the cable surge impedance to ensure adequate damping if long cables are used 
[37]. The major disadvantage of sinusoidal output filters is that they impose 
considerable size, cost, and loss penalties, and dynamic response indices such as 
speed and torque of the motor may become impaired due the presence of this 
reactance/inductance. 
 
 
Figure 1.9:  topology of a second-order RLC CM/DM ASD output filter. 
In terms of size, weight, and performance, an improved integrated CM/DM RL 
output filter was proposed by Tallam et al in [30] that could be fitted into the 
drive housing without requiring access to the midpoint of the dc bus. The filter is 
shown in Figures 1.10 and 1.11 and its topology in a three-level NPC inverter in 
Figure 1.12. The filter provides a positively coupled three phase inductor with 
paths for both CM and DM flux. The coefficient of coupling can be adjusted 
between zero and one by increasing or decreasing the reluctance path of the DM 
flux with respect to the CM flux path. Like the CM/DM RLC filter in [38], the 
damping resistance is set to the cable surge impedance to dampen the reflections. 
It was demonstrated that this filter reduced CMI by up to 33% at low 
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fundamental frequencies when compared to a traditional three-leg, three phase 
reactor. Additionally, overvoltages on the dc bus capacitors were mitigated. The 
improvements were more significant when cable lengths were greater than 250 
feet. Other passive techniques exist, such as impedance matching terminators at 
the load end to limit the voltage stress on the motor [37] windings, or even diode 
clamped inductive-capacitive (LC) filters [32, 37] at the inverter output. 
 
Figure 1.10:  integrated CM/DM RL filter [30]. 
 
Figure 1.11:  photo of the integrated CM/DM RL filter [30]. 
 
Figure 1.12:  integrated CM/DM RL filter in a three-level NPC VSI topology. 
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More recently, there have been a number of hybrid filters [39-44] that 
combine active and passive components to dampen or nullify the CMV produced 
by ASDs. This is achieved by sensing the CMV at the inverter output terminals 
via the neutral point of a Y-connected capacitor bank applied across the inverter 
output, see Figure 1.13, amplifying the resultant current, then injecting the 
amplified current into the secondary winding of a CM transformer to induce a 
CMV with an opposite polarity. One such active common-mode cancellation 
(ACC) system shown in Figure 1.13 was proposed in [42], which accomplished a 
77.6% reduction in peak CMV and a 93.4% reduction in the peak CMI when 
compared to the unfiltered output. 
 
Figure 1.13:  improved topology of an active CMV compensation filter. 
Yet another alternative to reduce CMV and EMI is to add a fourth inverter 
pole to the ASD, as proposed in [6, 45-49]. Although an additional pole requires 
more hardware, it has been shown that filter components that achieve similar 
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CMV and EMI suppression have a larger footprint and add even more weight to 
the system [6]. Even if the CMV is not completely eliminated, there is a profound 
reduction in the high frequency spectra when a fourth pole is employed. 
Furthermore, the fourth leg has an added advantage of providing fault tolerance 
in the presence of open-circuit (OC) and SC failures of switching devices [45]. 
This option is worthy of consideration in MLIs because the additional pole can 
inject offset currents into the dc bus which assists in balancing the capacitor 
voltages. This is helpful when employing CMV PWM reduction strategies in 
software, as certain output states that are normally used for bus balancing are not 
available. All of the above hardware solutions provide an additional degree of  
freedom to mitigate the CMV, however software solutions can also be helpful in 
decreasing the amplitude of CMV and the number of CM pulses in a switching 
period, therefore these aspects will be examined next. 
Software Solutions to Reduce CMV Amplitude 
 The other option to reduce CMV and CM dv/dt is through the 
modification of the PWM algorithm internal to the ML-ASD controller. This 
section will focus on existing CMV mitigation PWM algorithms in literature 
related to the NPC VSI, mainly the three-level NPC VSI for the sake of clarity. 
 There are three primary criteria to consider for mitigating the harmful 
effects of CMV and CMI for which the PWM strategy can control: 
1. The magnitude of the CMV. 
2. The step height of a CMV pulse. 
3. The number of CMV transitions occurring over a cycle. 
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The magnitude of the CMV is important because the dielectric breakdown of 
winding insulation and/or bearing grease directly depends on this value [19]. The 
CMV magnitude and polarity can be controlled with PWM by selecting specific 
inverter output states. Although not elaborated on in this chapter, it is useful at 
this point to define the output states of the three-level NPC VSI. Each phase can 
produce three output states, therefore a total 33 = 27 output states can be 
achieved. By applying space vector theory, each output state of the three-level 
NPC VSI can be represented as a vector in the ab  plane, as shown in Figure 
1.14. The states are comprised of zero, small, medium, and large vectors. All 27 
states and the associated CMV are tabulated according to vector size in Table 
1.2. The output pole voltage of each phase can be represented as “P” for 1+ 2  
Vdc, “0” for 0 Vdc, and “N” for 1- 2  Vdc, with a corresponding phase assignment 
of [   ]a b c . Each state produces a specific nov  CMV based on Equation 1.5. 
 
 
Figure 1.14:  space vector diagram of the three-level NPC VSI output states. 
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Table 1.2:  switching states of a three-level NPC VSI and CMV levels. 
Vector 
Size State 
Output 
voltages 
[a  b  c] 
nov  
Vector 
Size State 
Output 
voltages 
[a  b  c] 
nov  
Zero 
1 [0 0 0]  dcV0  
Medium 
16 [P 0 N] 
 dcV0  
2 [N N N] dcV- 12  17 [0 P N] 
3 [P P P] dcV+ 12  18 [N P 0] 
Small 
4 [N 0 0] 
dcV- 16  
19 [N 0 P] 
5 [0 N 0] 20 [0 N P] 
6 [0 0 N] 21 [P N 0] 
7 [P 0 0] 
dcV+ 16  
Large 
22 [P N N] 
dcV- 16  8 [0 P 0] 23 [N P N] 
9 [0 0 P] 24 [N N P] 
10 [0 N N] 
dcV- 13  
25 [N P P] 
dcV+ 16  11 [N 0 N] 26 [P N P] 
12 [N N 0] 27 [P P N] 
13 [0 P P] 
dcV+ 13  
    
14 [P 0 P]     
15 [P P 0]     
The step height of a CMV pulse is equally important because it determines 
the level of CM dv/dt. Figure 1.14 and Table 1.2 show that the minimum step 
height of a CM pulse is 16  Vdc as a result of the additional vectors that produce a 
CMV of 0 Vdc or 13  Vdc, which is inherent to the three-level NPC VSI. The 
PWM algorithm can be designed to limit each state transition to 16  Vdc while still 
providing an acceptable output voltage, as will be demonstrated in Chapter 2. 
The number of CMV transitions and resulting CMI spikes can also reduce 
the lifetime of motor winding insulation and motor bearings, therefore many 
carrier-based sub-harmonic PWM (SPWM) algorithms inject a zero-sequence 
component (ZSI) into the modulating (reference) waveform to hold the CMV to a 
particular level over a longer duration of the switching period [50]. This can also 
24 
be achieved in space-vector modulation (SV-PWM) schemes by choosing the 
proper sequence of state transitions. 
In previous work, the primary mitigation technique using PWM in NPC 
VSIs focused on reducing the amplitude of CMV and limiting the number of 
CMV transitions. For the three-level NPC VSI using an SPWM scheme, [51, 52] 
demonstrated that phase-opposition disposition PWM (PO-SPWM) utilizes only 
19 of the 27 switching vectors to limit the CMV to 16±  Vdc compared to in-
phase disposition PWM (PD-SPWM) which utilizes 25 of the 27 switching 
vectors, resulting in CMV amplitudes of 1± 3  Vdc. They also investigated a ZSI 
technique proposed in [53] that reduces the number of CM pulses over a 
switching period. These authors concluded that PO-PWM with ZSI produced the 
best results in terms of dc bus utilization, midpoint voltage balancing ability and 
output voltage THD compared to other SPWM techniques. In [54-56], a 19 state 
SV-PWM method equivalent to the PO-SPWM with ZSI was examined and 
analyzed in simulation software and verified experimentally.  
Other three-level PWM techniques attempt to completely eliminate the 
CMV by utilizing the seven vectors that produce 0 CMV (see Table 1.2). This 
method, referred to as zero common-mode (ZCM) PWM, was originally 
proposed using an SV-PWM scheme in [57]. A major drawback of ZCM PWM 
applied to three-level VSIs is that the maximum fundamental peak amplitude of 
the line-to-neutral voltage, xnVˆ 1 , { , , }x a b c= , is decreased by a factor of 
æ ö÷ç ÷ç ÷çè ø
3
2
. 
The same technique was translated to SPWM by Zhang et al in [58], but this 
method further decreased xnVˆ 1  by a factor of 
æ ö÷ç ÷ç ÷çè ø
3
2
. This was corrected by 
applying ZSI in [59], resulting in a ZCM-SPWM method equivalent to ZCM SV-
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PWM. The use of only seven states poses a serious problem because the dc bus 
capacitor voltages can become severely unbalanced, resulting in excess voltage 
stress on the IGBTs and causes additional distortion in the output [21]. Several 
strategies proposed in [60, 61] address the dc midpoint voltage balancing 
problem when ZCM is in use. 
There are other penalties for employing CMV/CMI PWM mitigation 
techniques. First, the output voltage THD increases as the number of states 
utilized decrease because the voltage waveforms become less “staircase” in 
shape, especially when the inverter is operating at a low modulation index [14]. 
Secondly, switch dead-time (DT), which is required in any practical application 
to prevent shoot-through faults [62] from occurring across the dc bus when the 
switching devices have long turn-off times, was not considered in any of the 
above CMV mitigation literature except in [57]. If symmetrical switch DT is 
incorporated into the ZCM PWM algorithm, CM pulses occur as a result of the 
delays in switching commutation, thus nullifying the ZCM method. To maintain 
the integrity of ZCM, [57] proposes snubber circuits as an alternative to using 
DT. However, each phase requires the addition of two resistors, two inductors, 
two capacitors, and two diodes, thus making the inverter bulky and expensive, 
not to mention the additional losses dissipated by the resistors. The ZCM 
approach can also be preserved by shifting the DT based on the polarity of the 
output current [63], which was demonstrated using SV-PWM in a five-level NPC 
VSI. 
Perhaps the most problematic consequence of the ZCM technique not 
mentioned in the above literature is polarity reversals that occur in the line-to-line 
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voltages. The ZCM method forces two of the three output voltages to 
simultaneously change state to maintain zero CMV. For a three-level NPC ASD, 
this results in steps in the line-to-line voltage equal to the dc bus voltage that can 
reach three times the dc bus voltage at the motor terminals [28] when long cables 
are used, thereby inducing significant DM CMI. In [50], polarity reversals were 
also evident with a hybrid SPWM strategy that focused on minimizing the 
number of CMV transitions per switching period while considering periods of 
DT. Despite a considerable reduction of the number of CM pulses in one 
switching period, the hybrid SPWM algorithm produced CMV step heights of 
1± 3  Vdc, which are equal to two-level VSI CM step heights, resulting in high 
CM dv/dt. 
In conclusion of this literature review, CMV was defined and its harmful 
effects such as bearing currents, winding stress, and EMI were highlighted. 
Various hardware and software CMV and CM dv/dt mitigation solutions and 
their advantages and disadvantages were also presented. 
1.3 Problem Statement 
Voltage-source inverter-based motor drives produce CMV that can shorten 
the life of bearings and winding insulation in electric machinery. The 
phenomenon of CMV can also be a source of undesirable EMI that can interfere 
with sensitive electronics. Multilevel inverters have advantages that include 
higher voltage ratings, lower output distortion, and less DM and CM dv/dt when 
compared to two-level inverters, however the CMV can still be troublesome, 
especially when switch rise and fall times are very short and/or long cables are 
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used between the drive and motor. Although multilevel PWM schemes that 
mitigate or eliminate CMV have been proposed in the literature and verified 
through simulation and laboratory experimentation, many of these methods do 
not consider real-world conditions and requirements, such as switch dead-time, 
polarity reversals in the output line voltage, etc., for safe and efficient operation 
of multilevel ASDs and motor loads. Furthermore, much of the literature does not 
provide adequate information about vital MLI performance metrics such as 
conduction losses, switching losses, and overall efficiency as a function of the 
selected PWM method or modulation index. The purpose of this thesis is to 
review the harmful effects of CMV and conduct a reasonably thorough 
investigation of multilevel CMV mitigation methods proposed in literature. 
Several carrier-based PWM strategies will be examined in detail and simulated, 
and one SPWM algorithm will be verified experimentally using a 7.5 kVA three-
level NPC ASD. Conclusions and future recommendations will be addressed at 
the end this thesis. 
1.4 Organization of Thesis 
 The primary objectives of this chapter were to define the CMV and 
elaborate on the major consequences that CMV has on inverter-based ASDs and 
loads. A reasonably comprehensive review of hardware and software CMV/CMI 
mitigation strategies was also conducted. In Chapter 2, multilevel inverters will 
be introduced and their advantages and disadvantages will be discussed, 
including their advantages over two-level inverters. Three SPWM methods are 
also introduced and examined, two of which provide CMV mitigation in three-
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level NPC ASDs. In Chapter 3, a description of the hardware design and 
implementation of the laboratory-scale 7.5 kVA three-level NPC ASD is given. 
The three SPWM methods are then analyzed in detail through software 
simulation programs in Chapter 4, as well as the associated experimental 
verification of one of the three SPWM algorithms. Finally, in Chapter 5, all 
pertinent conclusions and recommendations on future work are given. 
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MULTILEVEL INVERTERS AND THREE-LEVEL PULSE-WIDTH 
MODULATION TECHNIQUES TO MITIGATE/ELIMINATE CMV AND 
CMI 
2.1 Introduction to Multilevel Inverters 
2.1.1 Introduction 
Utilization of ML-VSIs are increasing in  LV and MV commercial, 
industrial, and utility applications because of their ability to handle high voltage 
levels and generate low levels of THD in the output without the need for costly 
filters or transformers, and the use of PWM  may be avoided altogether. The ML-
VSI uses a series connection of capacitor voltage dividers or dc power supplies 
and high speed switches to synthesize the ac output voltage. As the number of 
levels increase, the output voltage of the ML-VSI takes on a staircase 
appearance; as the number of levels approach infinity, the output voltage 
approaches a sinusoidal waveform and the output THD approaches zero [2]. It is 
well known that producing multilevel waveforms is a primary method used to 
reduce harmonic content without compromising the output power [1]. 
There are several advantages of ML-VSIs over two-level VSIs. Under 
PWM operation, there is less current ripple for the same switching frequency due 
to the increased number of levels, therefore the switching frequency can be 
reduced to levels lower than that of the two-level VSI and provide the same 
quality of current, thus reducing the total switching losses of the inverter [21]. 
Another benefit of ML-VSIs compared to two-level VSIs is their ability to 
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withstand higher voltages. Each switching device in the two-level VSI must be 
capable of blocking the dc bus voltage, whereas the device stress scales inversely 
with the number of levels in ML-VSIs [3], starting with three-levels. Hence, as 
the number of levels increase, the rated output power and voltage increases due 
to the reduced voltage stress placed on each switching device. The major tradeoff 
of ML-VSIs is the profound increase in the number of switching devices as the 
number of levels increase. A compromise must be determined, on a case-by-case 
basis, to establish the minimum number of levels necessary to satisfy the 
requirements of the system in terms of voltage rating, output power, minimum 
THD, fault tolerance, and system reliability. 
From a CMV point of view, ML-VSIs offer a superb advantage over two-
level inverters. There are more voltage steps over the entire range of dc bus 
voltage, thus the dv/dt associated with the CMV is substantially lower. The 
amplitude of DM overvoltage transients at the motor terminals when long cables 
are in use is not as severe in ML-VSIs. As mentioned earlier, the peak transient 
voltage resulting from distributed impedance on long motor cables can reach 2 pu 
of the dc bus voltage, assuming full decay of the previous pulses. However, use 
of a three-level inverter would result in transient peaks reaching only 1.5 pu of 
the dc bus voltage [21]. 
2.1.2 Existing Two-Level Topologies 
The two-level VSI still remains extremely popular in LV applications, 
especially when used as ASDs. Figure 2.1 represents the general circuit topology 
of the three phase, two-level VSI. There are a total of six active switches, each 
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equipped with an antiparallel freewheeling diode [64]. Each phase of the load is 
connected to the midpoint of an inverter “leg” or “pole,” which can take on two 
different states with respect to the dc bus midpoint, 1+ 2  Vdc if xS 1  is energized 
or 1- 2  Vdc if xS 2  is energized, where { }, ,x a b c= . 
 
Figure 2.1:  general topology of a two-level VSI. 
 The two-level VSI can be operated using several methods, including a 120 
degree conduction mode, 180 degree conduction mode, or with PWM. While 
two-level PWM schemes will not be discussed in this thesis, the purpose of 
operating any VSI with a PWM scheme is to shift the low order harmonics near 
the fundamental frequency to higher frequencies to reduce the ripple in the output 
current, thereby reducing torque ripple and motor losses. Under the six-step 180 
degree conduction mode of operation, the peak amplitude of the fundamental 
line-to-neutral voltage is [64]: 
 an _ss dcVˆ Vp
=1
2   (2.1) 
If the VSI is operating with PWM, the maximum peak amplitude of the 
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fundamental line-to-neutral voltage depends on the modulation algorithm. The 
relationship between the maximum fundamental peak phase voltage under PWM 
operation with respect to non-PWM operation is important because it signifies 
the level of utilization of the dc bus voltage. This metric is important when 
selecting the desired PWM algorithm, and can be extended to ML-VSIs. It is 
defined in this thesis as the PWM factor and can be expressed by: 
 anpwm
an _ss
Vˆ
k
Vˆ
= 1
1
  (2.2) 
Many authors refer to this ratio as the “modulation index,” however confusion 
can arise because the “amplitude modulation index” associated with carrier-based 
PWM strategies or simply the “modulation index” in space-vector modulation 
strategies is not equal to the PWM factor. The modulation index will be defined 
when three-level PWM is discussed later in this chapter. 
 For purposes of describing the CMV of a two-level VSI, it is appropriate 
to review the inverter output states. As mentioned previously, each pole of the 
two-level VSI can produce two states, P or N [65], and because there are three 
poles comprising the two-level VSI, there are a total of =32 8  possible output 
states. The states, output voltage assignments, and the resulting CMV are listed 
in Table 2.1. The maximum amplitude of the CMV is 1± 2  Vdc, produced by 
using states one and two. Under six-step operation, states one and two, otherwise 
known as “zero” states, are not utilized. Therefore, the maximum CMV 
amplitude is limited to 1± 6  Vdc, and the maximum step height of any transition 
is equal to 13  Vdc. This is not the case under PWM operation, where either of the 
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two zero states may be utilized to control the amplitude of the output voltage. 
This produces a higher CMV amplitude, but the most common PWM strategies 
inherently limit the maximum step height in CMV to 13  Vdc during each state 
transition to keep the CM dv/dt low. 
Table 2.1:  output states of a two-level VSI. 
State 
Output voltage for Phases: 
[a  b  c] nov  
1 [N  N  N] dcV- 12  
2 [P  P  P] dcV+ 12  
3 [N  N  P] 
dcV- 16  4 [N  P  N] 
5 [P  N  N] 
6 [P  P  N] 
dcV+ 16  7 [P  N  P] 
8 [N P P] 
 
 The two-level current source inverter (CSI) operates using many of the 
principles of the two-level VSI, but instead of synthesizing rectangular voltage 
waveforms, the CSI produces rectangular current waveforms. To accomplish this 
task, a different topology is required, such as the IGBT-based CSI pictured in 
Figure 2.2. There are noticeable differences between the two-level VSI and CSI. 
Unlike two-level VSIs that require dead-time (both switches in the pole are off) 
to prevent shoot-through, the controlled commutation process in the CSI must 
ensure that at least one switch per pole is on at any given time. The details of CSI 
commutation are not presented in this thesis. Besides the control scheme, the 
foremost difference between the CSI and VSI is the replacement of the dc bus 
capacitors with a large inductor for controllable current [64]. Additional diodes 
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are necessary in series with the IGBTs because they alone do not have the ability 
to provide reverse blocking [66]. Furthermore, additional capacitors at the output 
terminals of the inverter assist in the commutation process and provide filtering 
for high voltage transients resulting from switching events [66]. Thyristors or 
gate turn-off thyristors (GTOs) may also be used as controllable switches in the 
CSI [29]. 
 
Figure 2.2:  general current source inverter topology. 
The use of CSIs are preferred for high power applications where short-
circuit (SC) and over-current protection, low dv/dt stress on the stator windings, 
low switching losses, as well as good efficiency at low speeds is required [29]. If 
designed and applied correctly, the output voltages are nearly sinusoidal, thus 
producing negligible CMV and DM winding stress. The major disadvantages of 
using CSIs include low input power factor and large size and weight due to the 
large inductor used to provide the input dc current source [65]. Additionally, the 
35 
leakage inductances of the motor influence the behavior of the commutation 
circuits (diodes/capacitors), therefore the match between the drive and motor is 
more strict than VSI-based ASDs [29]. 
2.1.3 Multilevel Inverters (ML-VSIs) 
 An ML-VSI is any inverter that produces three or more levels in the 
output pole voltage. This is accomplished by adding additional semiconductor 
switches, dc power supplies, capacitors and/or diodes. There are three main 
classifications of ML-VSIs, and each will be discussed in this section. The 
categories include:  (1) diode-clamped or NPC MLIs, (2) flying capacitor (FC) or 
capacitor clamped MLIs, and (3) cascaded H-bridge (CH) MLIs. It is also worthy 
of noting that there is ongoing research and applications on hybrid MLIs, such as 
mixed level ML cells, asymmetric ML cells, soft-switched MLIs, etc. [67]. In 
this section, the NPC MLI will be described with the most detail, as this topology 
will be used for the forthcoming analyses, simulations, and laboratory 
experimentation. 
Neutral Point Clamped Multilevel Inverter (NPC MLI) 
 In 1981, Nabae et al first proposed the three-level PWM controlled NPC 
MLI [68], and its topology is shown in Figure 2.3. Five years later, Carpita and 
Tenconi extended the three-level NPC MLI to m levels in [69]. The major 
features and operating principles of an m level NPC MLI can be described in the 
following manner [2, 67-69]. Like the two level VSI, each output phase of the 
ML NPC VSI is connected to the midpoint of the switches in each inverter pole. 
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Again, each switch is fitted with a freewheeling diode, and each phase requires 
the addition of clamping diodes. 
 
Figure 2.3:  topology of a three-level NPC ML-VSI. 
Letting m  equal the number of levels, the required number of active 
switching devices per phase is ( )m -2 1 . The dc source in Figure 2.3 is usually 
produced by a controlled or uncontrolled three phase rectifier, and may very well 
be an ML NPC rectifier (back-to-back topology). Through voltage division, a 
series string of ( )m -1  capacitors produce m levels of output voltage. The 
voltage across each capacitor will be ( )dcV / m -1  under balanced conditions, 
which is equal to the voltage that each active switch is required to block. This is 
one of the greatest advantages of the ML NPC VSI; as the number of levels 
increase, the blocking voltage requirement decreases. The purpose of the 
clamping diodes is to clamp the de-energized switches to each capacitor voltage 
level, allowing the dc bus voltage to be increased without increasing the voltage 
rating of the switching devices. For example, again referring to Figure 2.3, where 
{ , , }x a b c=  denotes the three phase assignment, if  xS 1  and Sx2  are on, then 
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Dc x2  balances the voltage across Sx3  and Sx4 . Hence, Sx3  blocks the voltage 
across C1  and Sx4 blocks the voltage across C 2 . A similar operation can be 
deduced when Sx2  and Sx3  are on or when Sx3  and Sx4  are on. As the number of 
levels increase, each successive set of clamping diodes must block additional 
capacitor voltage levels. If the voltage rating of each diode is to be maintained to 
that of the three-level NPC VSI, then the number of diodes increase in a 
quadratic manner, requiring ( ) ( )m m- ´ -1 2  diodes for each phase. If operating 
with a conventional PWM algorithm at rated conditions, the resultant line-to-line 
voltage at the output of the NPC VSI will take on ( )m× -2 1  levels. If the inverter 
output is driving a Y-connected load, then the phase voltage will take on 
( )m× -4 3  levels. 
 There are several benefits and drawbacks with NPC MLIs. The addition of 
clamping diodes in the NPC structure allows the system kVA rating to be 
increased due to an increased dc bus voltage, while keeping the switching device 
voltage stress at acceptable levels. Additionally, purely reactive power transfer 
can be made and controlled without affecting the balance of the capacitor 
voltages, however active power control, e.g. grid connected applications, is 
difficult using this type of inverter [2]. There are also some negative 
consequences regarding the current ratings of the active switching devices. If the 
NPC inverter is designed for worst case scenarios, then the ( )m -2 2  outer 
switches will be oversized because the inner switches require longer conduction 
periods, especially at a low switching frequency and/or modulation index. If 
designing for average duty, the inner switches may be undersized. 
The capacitors require pre-charge circuitry to limit the capacitor current 
38 
when energizing the dc bus. In [3], it is mentioned that this function is easier to 
perform with the NPC MLI compared to other MLIs, as the capacitors can be 
pre-charged as a group. In contrast, all three phases of the NPC MLI utilize the 
same capacitor bank, which can prove detrimental to the entire system if the dc 
bus becomes defective. A distinct advantage of the ML-VSI is the fact that the 
CMV step height decreases as the number of levels of the inverter increase. 
However, if a CMV mitigation/elimination PWM technique is in use in an NPC 
MLI, the capacitor voltage balancing capability in NPC MLIs may be 
compromised due to the lack of utilizing redundant switching states. 
Flying Capacitor Multilevel Inverter (FC MLI) 
The FC MLI exhibits many of the same characteristics as the NPC MLI, 
such as the dc bus and active switch arrangement, output voltage, and CMV 
levels. The FC MLI was first proposed in 1996 by Meynard and Foch [70], and 
its three-level topology is shown in Figure 2.4. The major difference between the 
FC MLI and NPC MLI is that a capacitor is substituted for the two clamping 
diodes in each inverter pole, which are left floating with respect to the midpoint 
of the dc bus. 
In [2, 3], the authors mention several advantages and drawbacks of the FC 
MLI. One such advantage is the greater flexibility when synthesizing the output 
voltage waveforms, as the number of switch combinations to obtain the same 
output voltage is greater than that of the NPC MLI. Likewise, due to the extra 
redundant states, it is easier to balance the dc bus capacitor voltages. This can be 
disadvantageous because the control algorithm is inherently more complex, as is 
39 
the pre-charge system due to the large number of capacitors. The capacitor count 
is another penalty with respect to lifetime reliability and system size, but offers 
the advantage of supplying enough energy to the load to survive short-lived 
power outages. If the voltage rating of the capacitors is equal in rating to that of 
the active switches, then the total number of capacitors required for this m-level 
type of inverter is ( ) ( )m m /- × -é ùê úë û1 2 2  for each phase leg and ( )m -1  for the dc 
bus. 
 
Figure 2.4:  topology of a three-level FC ML-VSI. 
Cascaded H-bridge Multilevel Inverter (CH MLI) 
 The CH MLI was one of the earliest MLC topologies, proposed by Baker 
and Bannister in 1976 [71]. The outputs of each single phase H-bridge are series 
connected forming one individual phase, as shown with a three-level CH-MLI in 
Figure 2.5. Each H-bridge is capable of producing a three-level output voltage of 
dcV x+ , 0 , and dcV x- , { , , }x a b c= . The output voltage of any one phase is the 
voltage sum of the series connected dc sources, s . Therefore ( )s -2 1  levels are 
40 
produced in each phase with s  dc sources. This inverter is advantageous when 
modularity is important, and serves a useful purpose in renewable energy 
applications such as fuel cell or photovoltaic energy conversion [2]. 
 
 
Figure 2.5:  topology of a three-level CH ML-VSI. 
In [2], the authors mention that the CH MLI outputs can be connected in a Y or Δ 
configuration, and they require the least number of elements compared to the 
other types of MLIs to achieve the same number of output voltage levels. Soft 
switching is possible, allowing the inverter to operate without the need of R-C-
diode snubber circuits. These inverters are better suited for harmonic elimination 
and reactive power compensation because of the ability of the CH MLI to 
balance the individual dc supplies [72-74]. Although the CH MLIs do not require 
balancing diodes or capacitors, they require a large number of separate dc power 
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sources which is the major drawback of the CH MLI [2]. As mentioned for the 
previous VSIs, CH MLIs suffer from the negative consequences of CMV and 
CMI [75], however their applications in motor drives is limited due to the large 
number of required dc sources. 
In summary, the applications of MLIs are abundant, however each type 
has specific advantages and disadvantages, therefore the selection and 
implementation of MLIs should be carefully analyzed. From a cost and reliability 
point of view, Table 2.2 offers a comparison of the number of the components 
required by each of the three major types of MLIs. The NPC MLI is very 
appropriate in MV motor drive applications and is increasing in popularity in LV 
applications, thus it will be the subject of this research. 
Table 2.2:  summary of number of devices required per phase for each type of 
MLI assuming equal device rating [2]. 
Inverter Type NPC MLI FC MLI CH MLI 
Main Switching 
Devices ( )m -2 1   ( )m -2 1  ( )m -2 1  
Antiparallel 
Diodes ( )m -2 1  ( )m -2 1  ( )m -2 1  
Clamping 
Diodes ( ) ( )m m- × -1 2  0  0  
DC Bus 
Capacitors ( )m -1  ( )m -1  ( )m /-1 2  
Balancing 
Capacitors 0  ( ) ( )m m /é ù- × -ê úë û1 2 2  0  
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2.2 PWM for Three-Level Inverters 
2.2.1 Introduction 
 Controlling a three-level VSI with PWM is the most popular technique 
used in motor-drive systems because it offers significant advantages over the 
traditional commutation methods. In order to reduce the losses and torque 
pulsations, harmonic content in the output must be minimized [68]. To achieve 
this, three-level PWM schemes have been developed and incorporated into three-
level ASDs rather than operating in the conventional 12-step commutation mode 
[2], which has poor harmonic performance owed to the square-wave output 
voltages [3]. 
There are several classifications of PWM that can be utilized in three-level 
VSIs, including open-loop feedforward schemes such as SPWM, SV-PWM, 
selective harmonic elimination PWM (SHE-PWM), discontinuous SPWM (D-
SPWM), and closed-loop feedback schemes such as predictive current control 
[65]. The PWM methods employed in ASDs are normally selected to accomplish 
specific objectives. For example, this thesis focuses on PWM algorithms that 
affect the CMV while maintaining satisfactory control of the load, but other 
objectives may also be accomplished, such as specifically selecting the pulse 
height and width for the elimination of certain harmonics or reducing the overall 
THD of the inverter output voltage [1]. Likewise, the PWM strategy may also be 
designed to achieve a minimum level of switching losses [3]. 
 The two most popular PWM classifications used to control the CMV is 
SPWM and SV-PWM, which will be introduced in the following sections. 
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However, only SPWM techniques will be examined in software simulation and 
experimental analysis. This is justified by Wang in [76], who demonstrated that 
with the proper injection of third harmonic components into the modulating 
reference waveform, any SV-PWM scheme can be duplicated using SPWM 
methods. Furthermore, many microcontroller algorithms include built-in 
modulators that make use of high speed counters to synthesize the triangular 
carrier waveforms. This allows for simple and efficient implementation of PWM 
techniques that do not require the computational power and complexity that is 
demanded by SV-PWM schemes. It should also be mentioned that the SPWM 
methods investigated in the following sections will be limited to operating only 
in the linear modulation region, which avoids overmodulation that results in 
“pulse-dropping” and additional THD in the output. 
2.2.2 Topology and Operation of the Three-level NPC ASD 
 The three-level NPC ASD to be investigated and analyzed in this thesis is 
shown in Figure 2.6. Each inverter pole consists of four series-connected IGBTs 
, , ,  ,  { , , }x x x xS S S S x x a b c= =1 2 3 4  with their associated antiparallel diodes and 
connected across the dc bus and two clamping diodes Dc , Dcx x1 2  with their 
common point connected to the midpoint of the dc bus. Like the two-level VSI, 
the output of each inverter leg is connected to the midpoint of the IGBTs, which 
can take on three distinct states. When IGBTs xS 1  and xS 2  are on, the output is 
connected to the positive dc bus + 12 Vdc, when IGBTs xS 3  and xS 4  are on, the 
output is connected to the negative dc bus - 12 Vdc. The third output state is 
obtained when IGBTs xS 2  and xS 3  are on, connecting the output to the midpoint   
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( )dc V0  of the dc bus through diode Dc x1  for positive output current or Dc x2  for 
negative output current. When DT is not considered, the switching function is 
such that xS 1  and xS 3  pair operate complimentary to each other, as does the xS 2  
and xS 4  pair. The commutation process is somewhat more complicated when DT 
is employed, which will be discussed in a subsequent section on SPWM. 
2.2.3 Carrier-based Sub-Harmonic PWM 
The key objective of any SPWM algorithm is to discretely control 
switching commutations by comparing a commanded reference waveform to a 
higher frequency carrier waveform to produce output voltages that replicate the 
reference signal with the highest degree of accuracy. There are a wide range of 
ML SPWM categories, depending on the characteristics of the reference 
waveform, the carrier waveforms, or both. In 1992, Carrara et al [77] 
investigated several ML SPWM methods that modified the phase relationship 
between carrier waveforms and proposed PD-SPWM and PO-SPWM. 
Additionally, the carrier wave can take on several shapes including triangular 
(symmetrical) SPWM or sawtooth (asymmetrical) SPWM. Other SPWM 
methods, not excluding those proposed by Carrara, focus on modifying the 
modulating signal to perform tasks such as maximizing the dc bus utilization or 
balancing and/or minimizing switching losses. Such techniques include switching 
frequency optimal SPWM (SFO-SPWM) [53], third harmonic injection SPWM 
(TH-SPWM), and D-SPWM, which provide better performance compared to the 
classical sine-triangle intersection (sinusoidal) SPWM. Hybrid SPWM 
algorithms, such as the ZCM-SPWM discussed earlier in this thesis, develops a 
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more complicated reference/carrier comparison based on the definition of CMV 
that successfully produces zero CMV in the output. 
When the three-level inverter is operating in the twelve-step mode of 
operation, the peak amplitude of the fundamental line-to-neutral voltage is equal 
to that which is produced by a two-level inverter yielding: 
 an _ s dcVˆ Vp
=1 12
2   (2.3) 
Additionally, like the two-level VSI, a PWM factor can also be defined for the 
three-level NPC VSI to indicate the level of dc bus utilization: 
 anpwm
an _ s
Vˆ
k
Vˆ
= 1
1 12
  (2.4) 
If the three-level VSI is operating with an SPWM algorithm, two important 
quantities must be defined. The first is the amplitude modulation index, which is 
the ratio of the peak-to-peak amplitude of the modulating signal with respect to 
the peak-to-peak amplitude of the carrier waveform(s). The peak-to-peak 
amplitude of the carrier wave(s) is usually normalized to the dc bus voltage, and 
there may be one or two carrier waves that occupy contiguous vertical bands. For 
algorithms such as PD-SPWM and PO-SPWM, there are two carrier bands, thus 
the amplitude modulation can be expressed by: 
 ma _ C
c
A
m
A
=2 2
  (2.5) 
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The ZCM-SPWM method uses only one carrier, thus the amplitude modulation 
index can be defined as: 
 ma _ C
c
A
m
A
=1   (2.6) 
The simulations to follow will investigate the effects that am  has on CMV, THD 
in the output, inverter efficiency, etc. The second important measure is the 
frequency modulation index, which is the ratio of the carrier frequency with 
respect to the modulating reference frequency. The frequency modulation index 
can be expressed as: 
 cf
m
f
m
f
=   (2.7) 
The forthcoming simulations and laboratory investigations will be made with a 
constant carrier frequency of 2 kHz corresponding to a frequency modulation 
index of approximately 34. An cf  of 2 kHz is quite typical in industrial ASDs. 
Effects of Carrier Frequency and Amplitude Modulation Index 
The carrier frequency is an important variable in all carrier-based PWM 
schemes because its value impacts the level of total switching losses and THD in 
the output. Moreover, the carrier frequency affects the rms value of the CMI 
because cf  controls the CMV pulse rates, which can range between 4 cf  and 6 cf  
[12]. Unfortunately, cf  does not affect the peak amplitude of the CMV. 
Therefore, cf  should be selected to keep the CMI noise levels below the noise 
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thresholds of sensitive control electronics in close proximity. For industrial ASD 
applications, typical values of carrier frequency can range from 600 Hz to 6 kHz, 
whereas in utility applications, cf  should be kept much lower to minimize 
switching losses and EMI [2]. It is also important to set the value of cf  to exact 
multiples of mf  to minimize low frequency torque harmonics and losses 
associated with additional harmonics [78]. 
It is well known that the amplitude modulation index affects many of the 
ML-VSI performance indices, especially the efficiency of the inverter and THD 
in the output voltage. As the level of am  decreases, the inverter losses contribute 
to a higher percentage of total system losses. Furthermore, the number of output 
states utilized in the PWM algorithm decreases, producing greater distortion in 
the output waveform. Although the three-level NPC VSI makes use of all three 
levels over the full range of am , the duty of inner switches S x2  and S x3  becomes 
very large compared to the outer switches S x1  and S x4 . 
In-Phase Disposition Sub-harmonic PWM (PD-SPWM) 
 This method is the first of three SPWM techniques that will be 
investigated in this thesis. Because it is a classic three-level PWM method, it will 
be used to further elaborate on SPWM theory of operation and address the issues 
of ZSI, DT, and midpoint balancing problems. Three-level PD-SPWM uses two 
triangular carriers, each with a peak-to-peak magnitude cA  of 12 Vdc. A dc offset 
of + 12 Vdc is applied to one carrier and - 12 Vdc is applied to the second carrier, 
which normalizes the carriers to the magnitude of the dc bus, as shown in Figure 
2.7. One of the three phase reference waveforms, sinusoidal in this case, is 
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Figure 2.7:  three-level PD-SPWM switching waveform for phase a. 
superimposed onto the carrier waveforms and centered such that its peak-to-peak 
amplitude mA  is also normalized to dc bus voltage. The same carrier waveforms 
are used for the other two reference waveforms (not shown). Comparing the 
reference waveform to the carrier waves provides three-level switching signals 
for the corresponding phase that can be determined by: 
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where ref _xv  is the reference waveform for the corresponding phase, c _rpperv  is 
the upper carrier wave, and  c _iowerv  is the lower carrier wave. 
Zero-sequence Injection (ZSI) 
There are many advantages of using SPWM reference waveforms with 
ZSI compared to sinusoidal reference waveforms. ZSI algorithms increase the 
magnitude of the output voltage, thus increasing the PWM factor while 
remaining in the linear gain region of operation, which consequently better 
utilizes the available dc bus voltage [50, 65]. The ZSI technique also reduces the 
number of CMV pulses over each switching period due a decrease in the number 
of switch commutations [53-54], thereby reducing switching losses and 
supporting one of the fundamental objectives for achieving better performance in 
terms of CMV. Furthermore, ZSI also allows for the control of the dc bus 
midpoint currents and voltages, which is a major concern in diode clamped ML-
VSIs. In contrast, a fundamental limitation to using any ZSI scheme is that the 
load neutral point must remain isolated to prevent circulating third harmonic 
currents. With a balanced load and an isolated neutral, there is no presence of 
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triplen harmonics in the phase voltages because xn x nv v v= -0 0  [65]. 
An unlimited variety of zero-sequence waveforms can be added to the 
reference waveforms, including injection of 25% of the third harmonic [79] or 
adding various square wave triplen harmonic components [65]. In this thesis, the 
SFO SPWM technique proposed by Steinke in [53] will be utilized for the ZSI in 
each of the upcoming analyses. For a fixed amplitude of the input reference 
voltage, this modulation scheme increases the maximum fundamental amplitude 
of the phase voltage by a factor of ( 2
3
), thus increasing the maximum PWM 
factor from 0.785 to 0.907 while still operating in the linear modulation region, 
which is identical to the maximum PWM factor for SV-PWM. In fact, it has been 
demonstrated that any SV-PWM technique can be duplicated by employing SFO-
ZSI in SPWM strategies [76]. The injected SFO waveform can be described by 
the following functions in terms of the original sinusoidal references: 
 ( )refa refˆv V cos tw r= × +1   (2.12) 
 ( )refb refˆv V cos t pw r= × - +1 2 3   (2.13) 
 ( )refc refˆv V cos t pw r= × - +1 4 3   (2.14) 
 ( ) ( ), , , ,offset refa refb refc refa refb refcv max v v v min v v vé ù= - +ê úë û 2   (2.15) 
 'refa refa offsetv v v= +   (2.16) 
 'refb refb offsetv v v= +   (2.17) 
 'refc refc offsetv v v= +   (2.18) 
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where offsetv  is the triplen harmonic injected waveform and 
'
refav , 
'
refbv , 
'
refcv  are 
the new reference voltages. Figures 2.8 and 2.9 show the individual third 
harmonic components and the resulting reference waveform of phase a  after 
superposition. 
 
 
Figure 2.8:  switching frequency optimal (SFO) zero-sequence injection 
waveforms. 
 
Figure 2.9:  phase a reference voltage and phase a reference voltage with SFO 
ZSI. 
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Figure 2.9 reveals that the reference waveform with SFO ZSI has a larger 
width than the original sinusoidal waveform. Therefore, there is a greater use of 
the P and N states which increases the level of output voltage due to an increase 
in dc bus utilization. Additionally, the amplitude has been decreased by a factor 
of ( 3
2
), which allows the amplitude of the input sinusoidal reference to be 
increased by a factor of ( 2
3
) = 1.15 without sacrificing the number of PWM 
pulses per fundamental cycle. This preserves the output waveform quality that 
would otherwise be hindered as a result of overmodulation with a sinusoidal 
reference waveform. 
The maximum values for amplitude modulation index and PWM factor for 
PD-SPWM with SFO ZSI are [53]: 
 a _maxm .= 1 0   (2.19) 
 pwm _maxk .= 0 907   (2.20) 
IGBT Dead Time 
 Like any semiconductor switching device, the switching characteristics of 
IGBTs are not ideal, and a major disadvantage of using IGBTs is their long turn-
off times due to the behavior of the semiconductor materials [80]. If a 
complimentary pair of IGBTs in the three-level VSI fail to switch instantly (the 
ideal case), then a shoot-through fault (SC across the dc bus) could severely or 
permanently damage the dc bus capacitors and IGBTs. In realistic applications, it 
is common to incorporate a delay known as switch dead-time (DT) that keeps 
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each pair of complimentary switches S x1 , S x3  or S x2 , S x4 in the off state for a 
short duration to allow for complete IGBT turn-off. Figure 2.10 shows the 
schematic of the inverter pole of phase a and its switching transitions (left to 
right) from a “P” state to a “0” state with positive current flowing to the load. 
The commanded switching states are shown to the left of the respective IGBT. In 
the top portion of Figure 2.10, Sa1  fails to stop conducting after turning off when 
Sa3  is energized. This results in a shoot-through fault across the upper dc bus. 
The sequence in the lower portion of Figure 2.10 shows the effect of DT by 
delaying the turn-on of Sa3 , which gives Sa1  additional time to stop conduction. 
 
 
Figure 2.10:  phase a shoot-through fault resulting from lack of DT (top), and 
correct symmetrical DT sequencing for phase a (bottom). 
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Figure 2.11 shows the gate switching sequences using the PO-SPWM 
algorithm with no DT (top), and with symmetrical DT (bottom). Symmetrical DT 
is simple to incorporate into software, as only the positive going pulses for any of 
the four switches need to be delayed for the designated DT period. 
 
Figure 2.11:  switching sequences for symmetrical DT implementation for the 
PO-SPWM algorithm. 
DC Bus Midpoint Voltage Balancing Problem 
A major concern in the NPC VSI is the voltage imbalance that can occur 
across the dc bus capacitors. The dc bus voltage balance is an important 
consideration when attempting to reduce CMV because certain PWM techniques 
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can cause abnormal imbalance that can prove harmful to the IGBTs and the 
integrity of the load waveforms. In the three-level NPC VSI, the upper and lower 
capacitor voltages are a function of the current flow through the midpoint of the 
dc bus, and, since CMV PWM mitigation strategies involve selecting specific 
output states, it is important to understand which states contribute to capacitor 
voltage imbalance. The output currents are independent of the capacitors using 
any of the zero vectors ([0 0 0], [P P P], [N N N]), therefore the [0 0 0] vector 
should always be used because it produces zero CMV. Likewise, the large 
vectors ([P N N], [N P N], [N N P], [N P P], [P N P], [P P N]) do not affect the 
midpoint current and produce a CMV of ± 16 Vdc. All other switching vectors 
containing a “0” state results in a current flow through the midpoint, causing 
capacitor voltage imbalance. Power system harmonics and variations in the load 
symmetry may also affect the balance of capacitor voltages [3]. One typical 
method of balancing the voltages is to alternate between the two redundant states 
of each small vector depending on the polarity of the midpoint current, but this 
results in CMV pulse amplitudes of ± 13 Vdc. A number of other techniques have 
been investigated to address this problem, including the utilization of batteries or 
voltage-regulated dc sources [2]. In [81], variations in the neutral point current 
are minimized by measuring the capacitor voltages which are then used in a 
proportional-integral (PI) controller that injects compensating current into the 
midpoint by modifying the duty cycles in the PWM algorithm. The authors in 
[82-84] provide detailed analyses of midpoint balancing techniques for ML-VSIs. 
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Phase Opposition Disposition Sub-harmonic PWM (PO-SPWM) 
The second method that will be investigated in this thesis is PO-SPWM. 
The only difference between three-level PD-SPWM and PO-SPWM is the phase 
relationship between the two carrier bands. As illustrated in Figure 2.12, the 
lower carrier wave is shifted by 180 degrees with respect to the upper carrier 
wave. Hence, the two carriers are in “opposition” to each other. The same 
switching criteria for PD-SPWM can be used for PO-PWM (see Equations 2.8 
through 2.11). Comparing the two methods, the output waveforms appear to be 
symmetrical and somewhat similar, however there are subtle differences that 
produce different levels of THD and CMV, as will be investigated in the 
upcoming simulations and analysis. 
Zero Common-Mode Sub-harmonic PWM (ZCM-SPWM)   
 The elimination of the CMV can be achieved by utilizing the SPWM 
method proposed by Zhang in [58]. This technique applies the definition of CMV 
(see Equation 1.5) and the line-to-line three phase voltage principle to generate 
only seven states that produce zero CMV, which are listed in Table 1.2. The 
switching vectors include all of the medium vectors and one zero ([0 0 0]) vector. 
Unlike PD-SPWM or PO-SPWM, which use two triangular carriers to achieve 
three-level outputs, ZCM-SPWM uses only one triangular carrier wave, similar 
to two-level SPWM, centered vertically about the origin. In this analysis, the 
SFO reference voltages are compared to the single carrier wave to generate a set 
of signals according to Equations 2.21 through 2.23. 
58 
 
 
Figure 2.12:  three-level PO-SPWM switching waveform for phase a. 
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where in this case, refav , refbv , and refcv  are the three phase reference waveforms 
and cv  is the single carrier wave. Each pole voltage is computed by applying the 
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line-to-line voltage definition in terms of the phase voltages, which are the 
intermediate switching signals S1 , S 2 , and S 3  in Equations 2.21 through 2.23, 
normalized to the dc bus voltage, thus yielding the following: 
 ( )S Sav = -0 1 2 2   (2.24) 
 ( )S Sbv = -0 2 3 2   (2.25) 
 ( )S Scv = -0 3 1 2   (2.26) 
Substituting Equations 2.24 through 2.26 into equation 1.5 gives: 
 ( ) ( ) ( )S S S S S Snv é ù= - + - + - =ê úë û0 1 2 2 3 3 1 6 0   (2.27) 
As illustrated in Figure 2.13, the carrier and reference waveforms and 
corresponding switching sequences demonstrates the ability of the ZCM-SPWM 
algorithm to produce zero CMV in the output, because at any instant, the pole 
voltages sum up to zero. As previously mentioned in Chapter 1, the maximum 
fundamental peak amplitude of the output phase voltage in ZCM-SPWM is 
decreased due to the lack of using large switching vectors. For this reason, as 
demonstrated in [59], the SFO SPWM algorithm can be utilized to increase the 
output voltage to the equivalent of ZCM SV-PWM. Figure 2.14 shows the space-
vector diagram for ZCM-SPWM. The ZCM region of operation can be illustrated 
by inscribing a second hexagon with its vertices located at the six zero CMV 
switching vectors. A circle inscribed the smaller hexagon encloses the linear 
region of operation and indicates that the maximum fundamental amplitude of 
the output phase voltage when using ZCM with SFO ZSI is 12 Vdc. 
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Figure 2.13:  three-level ZCM-SPWM switching waveform. 
 
Figure 2.14:  space-vector diagram of ZCM SV-PWM or SFO ZCM-SPWM. 
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As with SFO PD/PO-SPWM, the maximum amplitude modulation index of 
ZCM-SPWM is: 
 a _maxm .= 1 0   (2.28) 
However, as illustrated in Figure 2.14, the PWM factor is decreased by a factor 
of ( 3
2
) resulting in: 
 
dc
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2 0 785
2 4
  (2.29) 
This is identical to the maximum PWM factor for two- and three-level SPWM 
with sinusoidal reference voltages. 
 When symmetrical DT is implemented to avoid shoot-through conditions 
on the dc bus, the ZCM-SPWM method no longer produces zero CMV, as 
illustrated in Figure 2.15. Because DT must be incorporated into any PWM 
algorithm in practical applications, it is important to understand the cause of the 
unwanted CMV pulses in the ZCM-SPWM algorithm and propose a viable 
solution. 
Using symmetrical DT, the transition from one output state to a period of 
DT (start of the next output state) involves deactivating one of the IGBTs in a 
phase leg. If any IGBT (excluding its antiparallel diode) is conducting current 
when deactivated, the pole voltage will immediately transition to the next state 
and the current will commutate accordingly. However, if an IGBT is not 
conducting current at the start of the DT interval, the pole voltage transition and  
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Figure 2.15:  commanded pole voltages for ZCM-SPWM and resultant pole 
voltages and CMV pulse resulting from symmetrical DT implementation. 
current commutation takes place at the end of the DT interval. This is illustrated 
in the DT period of the first switching sequence in Figure 2.15, which is detailed 
over three regions in Figures 2.16 and 2.17. In all cases, the polarity of the output 
current is positive for phases a and b  and negative for phase c. 
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Figure 2.16:  detailed ZCM-SPWM switching sequence with symmetrical DT 
resulting in a CMV pulse. 
At the start of region two in Figure 2.16, the commanded pole voltages of 
phase a and phase b change state at the same instant to maintain zero CMV. 
However, the phase a pole voltage does not change state (“0” to “P”) until the 
beginning of region three because the deactivated IGBT aS 3  is not conducting  
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Figure 2.17:  switching diagram of ZCM-SPWM with symmetrical DT resulting 
in a CMV pulse. 
current at the beginning of the DT interval (see region two in Figure 2.17). The 
result is a CMV pulse throughout region two, which spans the DT, because the 
pole voltages no longer sum to zero. 
This phenomenon reveals that the polarity of the output current is 
important because for any given state, it determines whether an IGBT is 
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conducting current or the IGBT’s freewheeling diode is conducting current, thus 
this dictates when the pole voltage transition occurs. Referring again to Figure 
2.15, it is also apparent that the direction of the commanded state transition 
affects when the pole voltage transition occurs, which is based on IGBT switch 
deactivation at the start of the DT interval. For positive values of output current, 
pole voltages change state at the end of the DT interval for positive-going 
transitions, and at the beginning of the DT interval for negative-going transitions. 
Likewise, for negative values of output current, pole voltages change state at the 
beginning of the DT interval for positive-going transitions, and at the end of the 
DT interval for negative-going transitions. There are four possible transitions per 
pole, and currents can be positive or negative for each type of transition. Thus, 
for the three-level NPC VSI, there are eight distinct switching sequences that 
dictate when the transition in the pole voltage will take place. The eight 
possibilities are listed in Table 2.3. 
Table 2.3:  output voltage state transition table for positive and negative values of 
line current for ZCM-SPWM with symmetrical DT implementation. 
Transition 
Pole Voltage ( )xv 0  
Positive Current Negative Current 
Direction States Previous State DT 
Next 
State 
Previous 
State DT 
Next 
State 
Positive 
N → 0 dcV- 12  dcV- 12  0  dcV- 12  0  0  
0 → P 0  0  dcV+ 12  0  dcV+ 12  dcV+ 12  
Negative 
P → 0 dcV+ 12  0  0  dcV+ 12  dcV+ 12  0  
0 → N 0  dcV- 12  dcV- 12  0  0  dcV- 12  
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 To maintain the DT function while accomplishing zero CMV in the 
output, the solution proposed in this thesis is to modify the original ZCM-SPWM 
algorithm, thus yielding the MZCM-SPWM algorithm. This technique delays the 
DT interval for a period equal to the DT for all commanded state transitions that 
result in a change in pole voltage on the leading-edge of the DT period. Figure 
2.18 shows the effect of delaying the commanded transitions and corresponding 
DT periods and the resulting CMV. This solution is feasible because the direction 
of the commanded transitions by the MZCM-SPWM algorithm can be detected 
in simulation programs as well as microcontroller hardware. Furthermore, only 
the polarity of the output current is required, which is readily available in 
simulation programs and normally two or three line currents are measured with 
current sensors in VSI hardware controllers, hence making MZCM-SPWM 
achievable without additional sensors. Figures 2.19 and 2.20 show the detailed 
view of the first switching sequence over four regions.  
 An output state transition from “0” to “P” for phase a starts in region two.  
However, because the polarity of the phase b current is positive, and its 
commanded transition is negatively-going (“P” to “0”), the transition and DT 
interval is delayed by the DT period, which now takes place in region three. The 
result is pole voltages that sum up to zero at any instant, achieving zero CMV in 
the output. 
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Figure 2.18:  commanded and output pole voltages for MZCM-SPWM with DT 
delay. 
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Figure 2.19:  detailed MZCM-SPWM switching sequence with shifted DT 
resulting in a zero CMV. 
69 
 
Figure 2.20:  switching diagram of MZCM-SPWM to accommodate IGBT DT 
and maintain zero CMV in the output. 
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 The flowchart in Figure 2.21 presents the MZCM-SPWM algorithm to be 
executed in circuit simulation. The first step is to compute the zero CMV states 
using the original ZCM-SPWM method. Next, the polarity of the output currents 
in conjunction with the direction of state transitions are used to determine which 
transitions will be delayed. Finally, upon applying the proper delays to the 
reference pole voltages, the signals are processed for symmetrical DT and the 
gate signals are generated. 
Output 
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(Ia, Ib, Ic)
Polarity of
Corresponding Output 
Current (Ix)
Next Sample Start
V1 or V2 or V3 = 1
Compute ZCM
Output States:
Va=V1-V2
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Delay Vx 
Transition by 
Dead-Time
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Dead-Time
Reference  >  Carrier
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Vx
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Delay Vx 
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Figure 2.21:  flowchart of the MZCM-SPWM algorithm. 
In Chapter 3, the development and implementation of a laboratory scale, 
7.5 kVA three-level NPC ASD is presented. The major components of the drive 
will be introduced, and all applicable design criteria will be discussed in detail. 
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IMPLEMENTATION OF A LABORATORY SCALED THREE-LEVEL 
NPC INVERTER-BASED ASD 
In an effort to fully examine the behavior of the multilevel converter as 
applied to inverter-based motor drives, the Electric Machines and Drives 
Laboratory (EMDL) at Marquette University has recently built a 7.5 kVA, three-
level NPC ASD. The purpose of this section is to provide an introductory 
background and preliminary design of the scaled laboratory three-level NPC 
ASD. A comprehensive list of hardware and software features and full 
specifications can be found in the appendices. The three-level Inverter-Based 
ASD ratings are listed in Table 3.1.  
Table 3.1:  three-level NPC laboratory scale motor drive specifications. 
Drive Type: Three-Level IGBT-Based 
NPC Inverter 
  
Input Line voltage 200-240 VRMS, three phase 
 Current 18 ARMS, max 
 Frequency 50/60 Hz 
 DC bus voltage 720 Vdc, max 
Output Power 7.5 kVA 
 Current 18 ARMS, max 
 Line Voltage 240 VRMS, three phase 
3.1 Hardware Layout and Description 
The three-level NPC ASD layout is presented in Figure 3.1, and the major 
subsystems are listed in Table 3.2. Detailed low-level schematics are located in 
the appendices. 
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Figure 3.1:  hardware layout of the three-level NPC ASD. 
Table 3.2:  three-level NPC ASD and its subsystems. 
1 Input power connection 8 DC power supplies 
2 120 VAC input power terminal blocks 9 Gate driver and adapter boards 
3 Input reactor 10 Signal conditioning board 
4 Three phase bridge rectifier 11 DSP system 
5 DC bus capacitors and conductors 12 Output filter 
6 DC bus pre-charge circuitry 13 Output terminal blocks 
7 IGBT power modules 14 120 V controls power switch 
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3.2 Three-Level NPC VSI Design 
3.2.1 Three phase Input and Fused Protection 
The NPC drive was designed to be energized by a three phase, three-wire 
electrical supply system with a maximum line-to-line voltage of 240 VRMS, which 
can be connected directly to the utility mains in the laboratory. The input 
connections can be made to the lower side of the fuse block as illustrated in 
Figure 3.2. Branch circuit protection for the drive consists of three 25 A class 
CC-ATMR fast-acting fuses for general purpose/control system loads. These 
fuses do not exhibit an I2t rating small enough to protect the inverter IGBT power 
modules from damage in the case of a SC fault, however the modules are 
protected by a very fast acting desaturation fault protection circuit that is 
discussed in the gate driver section of this chapter. The NPC ASD also requires a 
separate single phase 120 VRMS supply to provide power to the control circuits 
and ventilation fans of the system as shown inside the framed portion of Figure 
3.3. 
 
Figure 3.2:  drive input branch circuit protection. 
 
74 
 
 
Figure 3.3:  120 VRMS input power terminal blocks. 
3.2.2 Input Reactor 
There are a variety of issues related to power line quality when ASDs are 
in use. If a three phase diode rectifier is used as the ac/dc converter at the inverter 
input, the supply current waveform is highly distorted [29]. Furthermore, 
conducted EMI emissions from other nearby sources connected to the same 
power lines can enter the drive, causing erratic operation of the drive control 
system due to sampling errors in voltage and current measurements. A popular 
industry approach to alleviate this problem is to install a three phase reactor 
between the power source and the ASD, which is usually located as close to the 
drive as possible. 
There are several benefits to using an input line reactor. The foremost 
advantage is the attenuation of harmonic content produced by the input 
rectification process, which helps the drive conform to the IEEE 519-1992 
standard [85]. An input reactor also helps protect the drive from transients when 
it is located near the power system source or power factor correction capacitors. 
The reactor can also protect the drive from nonlinear loads when the drive is 
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located at a long distance from the power source [86]. The aforementioned issues 
have warranted the use of an input line reactor for the laboratory-scale three-level 
NPC ASD prototype as depicted in Figure 3.4. 
 
Figure 3.4:  line reactor at the NPC ASD input. 
A reactance between 3% and 5% is normally sufficient to filter the input 
current without causing an excessive voltage drop [87] across the reactor. The 
base impedance on a per phase basis can be determined from the drive ratings as 
follows: 
  ΩPhBase
Ph
V
Z .
I
= = =139 7 72
18
  (3.1) 
To provide a minimum value of 5% impedance and assuming negligible reactor 
resistance, the minimum inductive reactance required can be deduced as follows: 
 ( )( )7 72 0 05 0.386 ΩLf _min Base minX Z Z . .= ´ = =   (3.2) 
 ( )( )
0.386 1.02 mH
2 2 60
Lf _min
f _min
X
L
fp p
= = =   (3.3) 
The EMDL possesses a three phase 1.5 mH reactor rated at 1200 V, 18 A. 
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By applying Equations 3.2 and 3.3, the percent impedance is increased to 7.3%. 
In commercial applications, this value may be undesirable due to the magnitude 
of the voltage drop across the reactance. Using the 1.5 mH reactor will not 
significantly sacrifice drive performance, therefore will be deployed to satisfy the 
system cost constraints. 
Figures 3.5 through 3.8 show the simulated input current time and 
frequency domain waveforms of the NPC ASD operating at rated conditions 
without the reactor as well as the improvement in quality obtained by adding the 
reactor. The time domain waveform shows the typical profile of the currents 
under three phase rectification, which consist of very strong 5th, 7th, 11th, 13th, 
15th, 17th, 19th, … harmonic components. The THD of the unfiltered line is 
approximately 149%. There is a significant reduction in the 5th, 7th, 11th, 13th 
harmonics and nearly an elimination of all higher order harmonics when the 
reactor is introduced into the circuit. This leads to a THD that is reduced to about 
31%. Thus, the results of the simulation prove the effectiveness of the input line 
reactor. 
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Figure 3.5:  rectifier input current without input line reactor. 
 
Figure 3.6:  FFT of rectifier input current without input line reactor. 
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Figure 3.7:  rectifier input current with 1.5 mH input line reactor. 
 
Figure 3.8:  FFT of rectifier input current with 1.5 mH input line reactor. 
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3.2.3 Three phase Bridge Rectifier 
In most inverter systems, it is necessary to convert ac currents and 
voltages to dc currents and voltages. This can be accomplished through diode 
rectification, either controlled or uncontrolled. The NPC ASD is designed for 
non-regenerative applications, therefore no electric power needs to flow from the 
drive back to the utility, thus allowing the use of a less expensive uncontrolled 
three phase rectifier bridge. Figure 3.9 shows the three phase rectifier connected 
to the ac input and dc bus output. The selection of a suitable three phase bridge 
rectifier can be accomplished by conducting the following analysis. 
 
Figure 3.9:  Toshiba 100L6P41 Three phase bridge rectifier. 
Under steady-state conditions, the output voltage of a three phase rectifier 
bridge when connected to a large capacitance consists of a significant average dc 
voltage component and a ripple voltage that pulses at a rate six times the 
fundamental line frequency due to the three phase commutation process. The 
approximate average dc output voltage can be computed using Equation 3.4. 
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There is an additional small voltage drop across the inductance due to the 
presence of the input reactor [29]. 
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where Vdc and Idc are the average dc output voltage and current, VLL is the RMS 
line voltage at the rectifier input, ω1 is the fundamental line frequency, and LS is 
the inductance of the line reactor. The average dc current can be estimated based 
on the RMS input current with ideal rectification (no inductance): 
 dc LI I»
6
2
  (3.5) 
where IL is the RMS value of the input current. 
The transient non-repetitive peak current is another important specification 
when selecting a three phase rectifier bridge. The peak current is limited by the 
input reactor, and in worst case can be estimated to be the peak short circuit 
current if the terminals of the rectifier input are shorted.  The short circuit current 
can be determined as follows [29]: 
 LLsc
s
V
Iˆ
Lw
×=
× ×1
6
3
  (3.6) 
The displacement (waveform) input power factor of a three phase rectifier bridge 
is: 
 3 0 955PF .
p
= =   (3.7) 
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Table 3.3 lists the approximate values of the average dc bus voltage and current 
as well as the SC current when operating at rated conditions. 
Table 3.3:  NPC ASD ac and dc input ratings. 
Parameter Output Power = 7.5 kVA 
Input line voltage (VRMS) 240 
Input line current (ARMS) 18 
Short circuit current (APeak) 347 
Average dc current (Adc) 22 
Average dc voltage (Vdc) 312 
 
Using a safety margin of 125%, the minimum average rated current of the 
three phase rectifier should be approximately 30 ARMS with a peak current 
capacity of 866 A. The rectifier should also be capable of tolerating a repetitive 
reverse voltage of 800 Vdc. A Toshiba 100L6P41 three phase bridge rectifier that 
is rated for a continuous average current of 100 Adc, a peak non-repetitive surge 
current of 1000 Adc, and a repetitive peak reverse voltage of 800 Vdc has been 
selected for this drive application. 
3.2.4 DC Bus Capacitors and Conductors 
The purpose of the dc bus capacitors, pictured in Figure 3.10 in any 
voltage source inverter topology is to provide a low impedance dc voltage source 
to the switching devices. The capacitors allow for very fast changes in current, as 
demanded by the load, while maintaining a stiff dc voltage (as ideal as possible). 
If no capacitors are present, the series inductance of the supply would cause an 
increase in the rise and fall times of the currents. Likewise, inherent or stray 
inductances will induce unwanted and possibly catastrophic di/dt voltage spikes 
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across the rectifier and inverter switches [88]. These effects will cause the load 
voltages to be severely distorted and unbalanced. 
 
Figure 3.10:  dc bus capacitors, conductors, and bleed resistors. 
Thus, for a good dc bus design it is imperative to provide 1) sufficient 
capacitance to limit both low and high frequency ripple voltage, and 2) a minimal 
series inductance and resistance between the dc bus capacitors and inverter. The 
latter can be achieved by using capacitors with low equivalent series resistance 
(ESR) and inductance (ESL) in addition to low inductance bus conductors with a 
short distance between the dc bus capacitor and inverter switches. Equally 
important as the aforementioned criteria, the dc bus capacitors should be sized 
not to exceed the manufacturers’ recommended operating ratings for average, 
peak, and ripple currents and voltages. 
The first objective in the design of the dc bus is to determine the amount 
of capacitance necessary for the ASD [88]. The three-level NPC drive requires 
access to a zero voltage reference to provide one of the three states of the inverter 
output. This is accomplished by using a series connection of two capacitors of 
83 
equal value and connecting the midpoint of the capacitors to the midpoint of the 
clamping diodes on each of the three inverter poles. The other two capacitor 
nodes become the positive and negative dc bus terminals. Using simple circuit 
theory, the positive and negative dc bus capacitors must have a value equal to 
twice the total capacitance required by the inverter. 
The capacitance is a function of the rated power supplied by the dc bus 
and the maximum allowable voltage ripple on the dc bus. Under rated operating 
conditions with a supply line voltage of 240 VRMS, the peak ripple voltage on the 
dc bus should not exceed 10% of the dc bus average voltage. Thus, the maximum 
and minimum voltage constraints with a dc bus voltage of 268 V are 295 V and 
241 V, respectively. The capacitance can now be computed by [89]: 
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  (3.8) 
where P is the rated active power delivered to the inverter from the rectifier in 
Watts, and frect is the output frequency of the three phase rectifier bridge, which is 
360 Hz (6 times the fundamental line frequency). Equation 3.8 yields a minimum 
capacitance of 1.43 mF, therefore the dc bus capacitors should be set equal to a 
value not less than 2.86 mF. Note that this value of capacitance is a worst case 
approximation, as the high frequency current components resulting from PWM 
require much less capacitance to achieve the same ripple voltage. 
Equally important in the design of the dc bus capacitors is the ripple 
current ratings. The rms value of the midpoint current has been used as a design 
metric in previous work [90, 91]. When the load power factor is very low and the 
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modulation index is high, the dc link capacitors must provide the majority of the 
energy to the load, thus the size of the capacitors should be computed under this 
operating condition. Assuming near equal values of capacitors on the upper 
(positive) and lower (negative) dc bus, the current through each capacitor must 
be capable of handling the total midpoint current in worst case situations. Under 
the conditions of the highest possible modulation index and a completely 
inductive load, the instantaneous neutral point ripple current can be determined 
from the rated peak value of the load current and fundamental output frequency 
using the following expression [91]: 
 ( ) ( )phnp ˆi t I cos twp= × 123
8
3   (3.9) 
Examining Equation 3.9, the upper or lower capacitors must each be 
capable of handling one half the peak neutral point current of 10.6 A or 7.3 ARMS. 
It was decided to choose a total capacitance of 1.75 mF for the dc bus 
capacitance with a series-parallel combination as shown in Figure 3.11. The 
parallel combination of upper capacitance ( AC 1  & BC 1 ) and lower capacitance 
( AC 2  & BC 2 ) are set equal to 3.5 mF. Aluminum electrolytic capacitors were 
chosen for this application due to their availability in the EMDL. Considering 
only the upper capacitance, a parallel combination was formed by one 1.5 mF 
capacitor supporting an RMS ripple current of 8.9 A at180 Hz, and the other 
capacitor having a value of 2.0 mF rated at 6.8 A at 180 Hz. Performing current 
division using a maximum expected current of 7.3 A results in 3.13 A flowing 
through AC 1  or AC 2  and 4.17 A flowing through BC 1  or BC 2 . This allows for a 
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margin for the capacitors to handle additional higher harmonic currents at 
multiples of the switching frequency. All four capacitors have a voltage rating of 
450 Vdc, thus allowing the dc bus to withstand 900 Vdc. 
 
Figure 3.11:  schematic diagram of dc bus capacitors and bleed resistors. 
Flat rectangular copper bus bars composed of high-conductivity copper 
alloy C110 were chosen for the dc bus conductors to minimize the harmful 
effects of stray inductance that would otherwise be present using round stranded 
conductors. All sharp edges were chamfered to minimize radiated EMI. To 
estimate the size of the conductors, an empirical formula was used to compute 
the bus bar cross-sectional area, which is suitable for uninsulated flat conductors 
in free space [92]: 
 
( )
0 5 0 39 0 61
0 5
1
. . .
dc .
A p
I
r
a r r
× ×»
é ù+ ×ê úë û
  (3.10) 
where A is the cross-sectional area in mm2, p is the conductor perimeter in mm, θ 
is the temperature rise in C°, α is the temperature coefficient of resistance of 
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C110 copper (4.041x10-3/C°), and ρ is the resistivity of C110 copper (1.72 Ω-cm) 
[93] at 25°C. Choosing a conductor width of 12.5 mm and limiting the current to 
30 Adc with a temperature rise of no more than 15 C° yields a conductor 
thickness of 0.358 mm. The C110 copper sheet with a thickness of 0.4 mm 
(0.016”) is commercially available and was selected for the dc bus bars, allowing 
a continuous dc current of 32 A. 
To ensure the high voltage dc bus potential decays in a timely manner 
when the power is removed from the drive, a 10 kΩ bleed resistance was 
connected across both the positive and negative dc bus capacitor banks. This also 
helps mitigate any dc voltage unbalance ensued by the modulation scheme [91]. 
Assuming a high input impedance at the input to the IGBT’s during the off state 
of the inverter, the discharge time for the dc bus to fall to a value of 1% of its 
operating voltage is: 
 5 5 87 5 sdischarge xt R C .r= × = × × =   (3.11) 
where Cx is the upper or lower bus capacitance. A lower bleed resistance would 
also lower the discharge time at the cost of additional losses, which should be 
kept to a minimum. Each resistor is expected to dissipate about 2.5 W at a 312 
Vdc bus voltage. The resistors are rated at 5 W each. 
3.2.5 DC Bus Pre-charge Circuitry 
The NPC ASD is equipped with a pre-charge circuit that will protect the 
dc bus capacitors and three phase rectifier from excessive charging current 
during the turn-on transient of the drive, which is shown in Figure 3.12. 
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Figure 3.12:  pre-charge resistors, timer, and contactor. 
Although other pre-charge circuits can consist of active or passive 
components [94, 95], a simple and cost effective method is to provide a current-
limiting, series connected resistance between the rectifier and dc bus capacitors 
during the power-up process. After a period of time, precharg et , see Equation 
3.12, a parallel connected set of contacts close, shorting the resistance to prevent 
any additional losses or voltage drops. An adjustable timer that is powered by the 
three phase supply delays the energizing of the pre-charge contactor. The current 
limiting resistance, ( CLR ), is a series connected string of three 100 Ω resistors 
rated at 100 W each, limiting the current to 1 Adc during the charging cycle until 
the contactor closes. Again, the pre-charge time can be determined intuitively as 
follows: 
 5 5 5 25 sCLt R C .r= × = × × =precharge total   (3.12) 
where totaiC  is the total equivalent dc bus capacitance. 
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3.2.6 IGBT Power Modules 
The switching power structure of the three-level NPC ASD consists of 
three self-contained modules (EconoPACK 4) manufactured by Infineon 
Technologies, as shown in Figure 3.13. Each module is comprised of four 
trench/fieldstop IGBTs, each fitted with an antiparallel freewheeling diode in 
conjunction with two clamping diodes, as illustrated in the schematic diagram in 
Figure 3.14. Accompanying each module, shown to the right in Figure 3.14, is a 
negative temperature coefficient (NTC) thermistor for the measurement and 
monitoring of the IGBT junction temperature. Each IGBT within the module has 
a collector-emitter current rating of 200 A and a maximum blocking voltage of 
650 V. The modules are clearly oversized for this drive application; however 
they were selected to decrease drive construction time due to their self-contained 
structure and ease of connection. They may also be utilized for future high-power 
applications in the EMDL. 
 
Figure 3.13:  Infineon Technologies EconPACK 4 F3L200R07PE4 three-level 
IGBT module [96]. 
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Figure 3.14:  schematic diagram of the EconoPACK 4 IGBT module [96]. 
The IGBT is a popular switching semiconductor choice with widespread 
applications in power and energy conversion systems because it combines the 
voltage-controllability with high speed switching of the metal-oxide 
semiconductor field-effect transistor (MOSFET) and the low conduction loss and 
high voltage blocking capability of the bipolar junction transistor (BJT) [29]. The 
IGBT was the best choice for the NPC ASD because it can operate at switching 
speeds up to 150 kHz and exhibit lower total losses than other types of power 
semiconducting devices. There are three main classifications of IGBTs:  punch-
through (PT) IGBTs, non-punch-through (NPT) IGBTs, and trench/field-stop 
(FS) IGBTs. Of the three, the FS structure is the most attractive because of its 
low conduction losses, low turn-off tailing current compared to NPT IGBTs, and 
lower turn-off energy at elevated temperatures compared to PT IGBTs [80]. 
Furthermore, the desaturation overcurrent detection circuit is more reliable when 
used with FS IGBTs [80].  
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3.2.7 DC Power Supplies 
The three-level NPC ASD is equipped with two switch-mode dc power 
supplies to provide power to the signal conditioning board and subsequent IGBT 
gate driver circuits, in addition to the ez-DSP microcontroller system. They are 
pictured in Figure 3.15. 
 
Figure 3.15:  switch-mode dc power supplies for the control circuits. 
The switch-mode dc power supply is preferred for applications requiring 
good voltage regulation, low output voltage ripple, isolation from input circuits, 
and SC protection [29]. The supply pictured on the left in Figure 3.15 provides a 
dual output voltage of +15 Vdc at 2.4 Adc and -15 Vdc at 1.5 Adc. The ±15 Vdc is 
used to supply power to the operational amplifiers and LEM current sensors on 
the signal conditioning board. The power supply pictured on the right in Figure 
3.15 provides a dual output voltage of +12 Vdc at 2 Adc and +5 Vdc at 4 Adc. The 
12 V supply provides power to isolated dc-dc converters for the IGBT gate driver 
circuits and the 5 V supply provides power to all signal conditioning logic 
devices via a 3.3 Vdc linear regulator. The 5 V supply also furnishes the power to 
the ez-DSP F28335 microcontroller system and gate driver ICs. 
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3.2.8 Gate Driver and Adapter boards 
The switching of inverter IGBTs require additional circuitry beyond simple, 
low current logic command signals. To ensure the best performance of the 
IGBTs, e.g. minimization of switching and conduction losses and/or control of 
the rise time to limit the dv/dt value, gate drivers are used to bias the IGBTs and 
provide amplification of the command signals [97]. Furthermore, the IGBTs must 
be protected from over current and over voltage conditions. Two additional 
circuit boards, the gate driver board and adapter board, are utilized for each 
IGBT module to perform the preceding tasks. Both boards are located in close 
proximity to the module (in a stacking fashion) to minimize any parasitic 
inductances or capacitances as well as to avoid conducted and/or radiated EMI 
that could otherwise negatively affect the integrity of the high speed switching 
operations. Figure 3.16 presents a high-level block diagram of the gate driver and 
adapter boards, IGBT power module, and signal conditioning interconnects for 
one phase of the NPC ASD. The variable x corresponds to the phase assignment, 
x = {a, b, c}. The top view of the gate driver board is pictured in Figure 3.17. 
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Figure 3.16:  block diagram of gate driver/adapter boards and IGBT power 
module. 
 
Figure 3.17:  top view of the Infineon F3L020E07-F-P gate driver board [98]. 
Although the IGBT’s are voltage controlled devices, amplification of 
current is necessary to provide sufficient gate charge at the turn-on and turn-off 
transient periods to maintain a stiff gate-emitter voltage [97]. Each gate driver 
board includes four gate driver ICs, one for each IGBT. These chips provide 
galvanic isolation between the logic signal inputs and output drive signals. 
To verify the proper connections and voltage levels between the DSP 
board and each of the 12 IGBT gate driver modules of the NPC ASD, each gate 
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driver was tested experimentally with the DSP system disconnected. An ac 
source of 1 kHz square wave with a low logic level of 0 Vdc and a high logic 
level of 3.3 Vdc was connected directly to each PWM input channel on the signal 
conditioning board, which would otherwise be connected to the PWM outputs of 
the F28335 DSP controller. The theoretical off-state gate-emitter voltage is -8.0 
Vdc and the theoretical on-state gate-emitter voltage is +15.0 Vdc. The measured 
gate-emitter voltage for the upper external IGBT for phase a with a dc bus 
voltage set to 0V (no-load) is shown in Figure 3.18 and the results for the 
remaining 11 IGBTs exhibited a similar and acceptable behavior. 
 
Figure 3.18:  phase a IGBT #1 (Upper External) gate-emitter voltage. 
There are several protection and monitoring circuits built into the gate 
driver board as well. In the event of an SC across the load or IGBTs, the current 
must be interrupted within the SC withstand time, which is 10 μs for these 
modules, otherwise the device will be destroyed. Consequently, the driver ICs are 
equipped with desaturation circuitry that detects a collector-emitter voltage spike 
which occurs when IGBT overcurrent conditions exist. The IGBTs must also be 
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protected from higher than rated voltage stress across the collector and emitter. 
Overvoltage transients may appear across the collector-emitter terminals as a 
result of high di/dt from inductive loads and long cables during turn-off 
transitions, therefore active clamping circuits are incorporated into IGBTs xS 1  
and xS 4  in Figure 2.6. These circuits help mitigate IGBT turn-off overvoltage 
transients by prolonging the turn-off period whenever the collector-emitter 
voltage exceeds its rated value. Another self-contained feature of the gate driver 
board is undervoltage lockout [98], which shuts down all IGBTs if the logic level 
power supply falls below the specified value of 4.1 Vdc. This is an important 
feature because erratic/undesired operation of the IGBTs may occur if the proper 
logic control voltage is not maintained, possibly resulting in SC or OC 
conditions. Furthermore, the gate driver board provides an analog signal 
conveying the estimated junction temperature measured by an NTC thermistor, 
shown earlier in Figure 3.14. The analog output voltage exhibits a non-linear 
relationship with respect to the junction temperature, as illustrated by the plot in 
Figure 3.19. 
 
Figure 3.19:  output voltage of the gate driver board temperature measurement 
[98]. 
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The adapter board, pictured in Figure 3.20, serves four purposes. The 
primary function of the board is to provide a second stage of amplification 
(booster circuit) of the drive signals sent from the gate driver board for instances 
of insufficient drive current. Secondly, the gate resistance, which determines the 
turn-on and turn-off characteristics of the IGBT, can be configured through 
modification of several on-board surface-mounted resistors. Lastly, the adapter 
board provides redundant desaturation detection and active clamping circuits. 
 
Figure 3.20  Infineon MA3L080E07_EVAL adapter board [99]. 
3.2.9 Signal Conditioning Board 
Many, if not most of the electrical signals interfaced between the DSP 
system, gate driver circuitry, and measurement instrumentation are not 
compatible in terms of voltage levels, current levels, and impedance matching. 
Furthermore, the gate drivers require additional isolated power supplies to 
function properly. The purpose of the signal conditioning in the three-level NPC 
ASD is to ensure that all components of the system are furnished with the 
specified power requirements and that all digital and analog input levels are 
within tolerance set by the manufacturer’s specifications. 
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Figure 3.21 shows a “birds-eye-view” of the signal conditioning board and 
its major components. Figure 3.22 shows the equivalent board diagram with a 
component correspondence listing given in Table 3.4. The schematics of the 
signal conditioning system can be found in the appendices. 
 
Figure 3.21:  signal conditioning board and connections in the NPC drive. 
 
Figure 3.22:  signal conditioning board. 
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Table 3.4:  Major subsystems of the signal conditioning board. 
1 Input power connectors 5 I/O connectors 
2 +5 Vdc to +3.3 Vdc regulator 6 Current sensors 
3 Power on LED 7 Logic buffer/Level shifter ICs 
4 Isolated +15/-8 Vdc power supplies 8 Operational amplifier ICs 
3.2.10 Power Distribution 
Figure 3.23 represents an overview of the power distribution system. All 
four power supply inputs are fitted with onboard capacitive and inductive low- 
and high-pass filters that are not pictured in Figure 3.23. 
 
Figure 3.23  power distribution on the signal conditioning board. 
The power supply system incorporates a linear dc-dc regulator that 
supplies +3.3 Vdc power to the two logic buffer/level shifter ICs that handle the 
PWM and quadrature encoder position feedback (QEP) signals. Ten isolated dc-
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dc converters with additional low-pass filter capacitors are also installed on-
board to furnish power to the gate driver circuits for amplifier biasing. When an 
IGBT is commanded to turn on, the gate-emitter voltage, Vge, is biased to +15 
Vdc. Likewise, when an IGBT is commanded to turn off, Vge is biased to -8 Vdc. 
These voltage levels ensure the IGBT is not operating in its active region, thus 
minimizing conduction (on-state) and leakage (off-state) losses. 
The signal conditioning board has several connectors that provide a means 
of interface between the IGBT gate driver circuits, DSP system, and the system 
sensors. Detailed signal interface is included in the schematics located in the 
appendices. 
3.2.11 Current Sensors 
Three current sensors for drive output current measurement are installed 
on the signal conditioning board. The sensors are rated for 100 ARMS and operate 
using Hall-effect technology with closed-loop compensation, thus allowing the 
sensor to provide an accurate and highly linear output. Other benefits include low 
temperature drift, good EMI immunity, and a bandwidth extending from dc to 
150 kHz. Each sensor requires a ±15 Vdc supply and produces a bipolar output 
current that is proportional to the measured current with a conversion ratio of 
1:1000. A series connected precision measurement resistance in the output 
provides the measurement voltage proportional to the measured current. 
Laboratory tests were performed according to the experimental parameters 
listed in Table 3.5 to verify the linearity of the three sensors over a range of 0 to 
16 A. The results are presented in Table 3.6 and plotted in Figure 3.24.  
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Table 3.5:  LEM current sensor experimental parameters for verification of 
linearity. 
Parameter Value Units 
Load resistance 3 Ω 
Rated load power 220 W 
Measurement resistance 60 Ω 
Load current range 0 - 8 Apeak 
Number of turns 2  
Power supply frequency 60 Hz 
LEM sensor excitation ±15 Vdc 
Table 3.6  current sensor verification results. 
Load 
Current 
[Apeak] 
Measured 
Current 
[Apeak] 
Expected 
Output 
Voltage 
[V] 
Measured Output 
Voltage [V] 
Accuracy 
[%] 
LEM 
1 
LEM 
2 
LEM 
3 
LE
M 1 
LEM 
2 
LEM 
3 
1 2 0.12 0.122 0.132 0.126 98.3 90.0 95.0 
2 4 0.24 0.259 0.27 0.25 92.1 87.5 95.8 
4 8 0.48 0.503 0.52 0.51 95.2 91.7 93.8 
6 12 0.72 0.772 0.77 0.77 92.8 93.1 93.1 
8 16 0.96 1.02 1.02 1.01 93.8 93.8 94.8 
 
Figure 3.24:  current sensor output voltage as a function of measured current. 
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3.2.12 Logic buffer/Level Shifter ICs for Digital I/O Signal Conditioning 
The signal conditioning board provides signal buffering for 18 PWM 
channels and three encoder channels through the use of two level shifter/buffer 
transceivers. The buffers are suited to accept a wide range of input voltages 
ranging from 2.5 Vdc to 5.5 Vdc, and each channel provides a low-noise, unipolar 
3.3 Vdc output. For this application, all signals are configured for 3.3 Vdc. The 
block diagram in Figure 3.25 represents the signal flow of the digital logic 
signals on the signal conditioning board. 
 
Figure 3.25:  digital I/O signal conditioning single line block diagram. 
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3.2.13 Operational Amplifiers for Analog I/O 
Analog voltage signals originating from each LEM current sensor and 
IGBT junction temperature for all three phases must be conditioned prior to their 
input to the DSP controller. For this purpose, operational amplifiers have been 
utilized. The F28335 DSP controller accepts analog inputs to its ADC (analog to 
digital conversion) system ranging from 0 Vdc to 3 Vdc. To protect the ADC 
inputs from negative voltages, diodes are installed at the output of each channel 
to clamp the ADC input voltage to 0 Vdc when the input channel voltage is less 
than 0 Vdc. Consequently, only the positive portion of the signals representing the 
measured current will be available to the DSP for processing, whereas the signals 
representing the entire range of IGBT junction temperature will be available to 
the DSP for processing. More specifically, each channel consists of two cascaded 
operational amplifiers which perform non-inverting amplification of the 
measured signals, accompanied by a bias network to provide the necessary 
amplifier gain. The block diagram in Figure 3.26 represents the signal flow of the 
analog signals on the signal conditioning board. 
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Figure 3.26:  analog I/O signal conditioning single line block diagram. 
3.2.14 DSP System 
In any motor drive system, a controller must be included to command the 
IGBTs to turn on and turn off, in addition to providing any necessary condition 
monitoring and auxiliary functions such as operator interface and safety 
operations. The NPC ASD uses a Spectrum Digital, EZ-DSP F28335 evaluation 
board that includes an onboard TI-TMS320F28335 DSP controller as well as 
additional memory, communication ports, configuration jumpers, and 
connectivity. The entire DSP control system is housed in an aluminum enclosure 
with shielded cable interconnects to reduce the risk of conducted and/or radiated 
EMI, and is pictured in Figure 3.27. Programming can be accomplished by 
connecting a standard USB cable with type A connectors between the external 
USB port on the DSP enclosure and the host computer. The DSP system is 
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powered by 5 Vdc via the connector located adjacent to the USB port. The 
software utilized for programming the DSP control system is Code Composer 
Studio (CCS) version 3.3 by Texas Instruments. 
 
Figure 3.27  EZ-DSP F28335 control system. 
All pertinent components comprising the architecture of the EZ-DSP 
F28335 control system and their functionality with the NPC ASD are briefly 
described in the appendices. For greater detail, the reader should refer to the 
Spectrum Digital, Inc. technical reference manual listed in the references [100]. 
3.2.15 Output Filter 
Use of output filters can significantly improve the voltage waveform 
quality, thus decreasing THD and minimizing losses in the motor. Likewise they 
help reduce CM and DM dv/dt caused by the fast IGBT rise times [33]. 
Furthermore, when long cables are used between the drive and motor, EMI and 
high frequency voltage ringing caused by a mismatch in surge impedances 
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between the ASD, cabling, and motor is mitigated as a result of lower values of 
dv/dt [14, 101]. Disadvantages of output filters include added cost, size, and 
weight of the filter components. For this design, an output LC filter has been 
chosen based on the configuration proposed in [38,102], as discussed in the 
hardware mitigation section in Chapter 1. However, no damping resistance will 
be used because it is highly unlikely of any reflections due to the very short 
cabling and relatively low switching frequency. The LC filter is shown in Figure 
3.28 and its topology in Figure 3.29. 
 
Figure 3.28:  LC output filter. 
 
Figure 3.29:  topology of LC output filter. 
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The LC filter should be designed such that the filter’s center frequency is 
well above the fundamental frequency to avoid resonance and maximize power 
transfer to the load. Similarly, the center frequency should be set well below the 
apparent switching frequency of the inverter to achieve sinusoidal output currents 
and voltages [101]. For three-level NPC inverters, the apparent switching 
frequency in the line-to-line and line-to-neutral voltages is twice the PWM 
carrier frequency. A typical switching frequency of 4 kHz will be chosen for this 
design, thus the apparent switching frequency is 8 kHz. In [103], J. Steinke 
recommends that the center frequency of LC filters of this topology complies 
with the following constraint: 
 s _appc
f
f f× < <110 10
  (3.13) 
where the center frequency of the LC filter is: 
 c
f f
f
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  (3.14) 
Furthermore, it may also be necessary to perform active filter damping of 
the filter excitation resonance. Steinke showed in [103] through simulations that 
it was possible to damp filter resonant frequencies up to 80% of the maximum 
theoretical resonant frequency of the inverter, which by Nyquist criteria is one 
half the apparent switching frequency, or 4 kHz. Therefore, the center frequency 
should be chose such that: 
 
2
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To keep the size and cost of the LC filter low, choosing a center frequency 
of 1 kHz is an adequate value. It allows for fundamental frequencies up to 100 
Hz, in the case where increased fundamental frequencies are required by the 
application. It also satisfies the active damping constraint in Equation 3.13, 
however it is somewhat greater than the 816 Hz upper limit, and therefore it will 
not be possible to completely filter all higher harmonic content in the output. 
A 2.5 mH, 600V, 18 ARMS three phase reactor was chosen as the filter 
inductance to minimize the size and cost. By Equation 3.14, a filter capacitance 
of 10 μF provides a center frequency 1.01 kHz. The capacitors used for the LC 
filter are ac film capacitors rated for 570 VRMS, 18 ARMS. 
In Chapter 4, the PD-SPWM, PO-SPWM, and MZCM-SPWM algorithms 
will be analyzed with software simulation tools for proof of theory, and the 
effects these algorithms have on CMV/CMI, output THD, and inverter efficiency 
will be examined. Furthermore, experimental results for the PD-SPWM 
algorithm will be presented to verify simulation results as well as to confirm the 
proper operation of the 7.5 kVA laboratory scale three-level NPC ASD. 
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SIMULATION AND EXPERIMENTAL RESULTS OF THREE-LEVEL 
SPWM TECHNIQUES 
4.1 Introduction 
 The three SPWM methods previously introduced in Chapter 2 (PD-
SPWM, PO-SPWM, and MZCM-SPWM) were modeled in a simulation 
environment using two software programs. The PLECS blockset software 
program was utilized to acquire steady-state time- and frequency-domain 
waveforms of the output currents, output voltages, and CMV operating at a PWM 
factor of 0.628, which corresponds to a dc bus utilization of approximately 70%. 
The PLECS program was also used for a sweep of the PWM factor to acquire 
spectral and thermal data for the analysis of harmonic distortion, inverter losses, 
and efficiency. Similarly, MatLab/Simulink was utilized to acquire shaft voltage 
and bearing current data at a PWM factor of 0.628. The results from PLECS were 
visually compared to the Simulink results to validate the PWM algorithms, and 
the results appeared to correlate. The PLECS model used the ODE-23TB variable 
step solver with a maximum step size of 2.5x10-7 s, while the Simulink model 
used the variable step discrete solver with a maximum step size of 5x10-8 s. 
 The PLECS Blockset is an add-on to the MatLab/Simulink software 
program that was designed for the efficient simulation of power electronic 
systems. This is achieved by treating the switching behavior of the power 
semiconductors as ideal switches, with equivalent series resistances and 
inductances to obtain accurate on-state voltage drops and rise/fall times of the 
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output currents. The PLECS program also offers the ability to perform thermal 
analysis of the power semiconductors. This is accomplished through the use of 
lookup tables generated from device datasheets with respect to the device’s 
current-voltage (I-V) curve, conduction and switching loss curves, and thermal 
parameters. A detailed thermal analysis was not a primary focus of this thesis, 
therefore all power semiconductors were placed onto a single heat sink to obtain 
an estimate of the total ASD losses for each SPWM method. Each device’s 
performance characteristics (I-V curves, loss parameters, etc.) were modeled 
from datasheet values to acquire accurate thermal results. The PLECS model 
shown in Figure 4.1 includes a custom-modeled SPWM subsystem for the 
generation of IGBT gate signals as well as other subsystems to compute the drive 
losses. 
 
Figure 4.1:  three-level NPC ASD modeled in the PLECS Blockset program. 
A similar model was developed in MatLab/Simulink for shaft voltage and 
bearing current analyses of the three SPWM algorithms, which is shown in 
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Figure 4.2. Custom subsystems were developed for the three phase rectifier, dc 
bus, three-level NPC VSI, PWM algorithm, CM equivalent PWM inverter-fed 
motor model, and circuit measurements. Unlike the simplified CM equivalent 
circuit shown in Figure 1.4, the CM circuit in Figure 4.3 includes several 
resistances that were added to allow the simulation to execute without divergence 
problems as well as to obtain reasonable values of shaft voltage and 
bearing current. The input voltage of this circuit is the ngv  CMV, however a 
series resistance of 2.5 Ω was determined empirically and added to produce a 
CMV rise time of 61 ns, which is equal to the IGBT rise-time specified in the 
device datasheet. A bearing resistance of 6.5 Ω was placed in series with the 
bearing capacitance, which was obtained from a detailed induction motor bearing 
current analysis in reference [104]. All other resistances in the CM equivalent 
model were set to 1 mΩ. 
 
Figure 4.2:  three-level NPC ASD modeled in the MatLab/Simulink program. 
 
110 
 
Figure 4.3:  Simulink equivalent CM circuit for shaft voltage/bearing current 
analysis. 
 The simulation and circuit parameters that were used for the analysis are 
listed in Tables 4.1 and 4.2, respectively. The simulations were carried out using 
an RL load to emulate the behavior of a 5 hp, 240 V, 6 pole induction motor 
operating under no-load conditions with a peak fundamental line-to-line voltage 
of 190 V. This voltage corresponds to an inverter PWM factor of 0.628, which 
matches the conditions set for the experimental portion of this research. 
Table 4.1:  simulation parameters of the three-level NPC ASD. 
Simulation Parameters Value Units 
PWM factor 0.628  
SFO zero sequence injection Yes  
Carrier frequency 2 kHz 
Reference frequency 60 Hz 
IGBT dead-time 6 μs 
Table 4.2:  circuit parameters for simulation of the three-level NPC ASD. 
Circuit Parameters Value Units Circuit Parameters Value Units 
Source voltage (L-L) 208 V dc bus capacitor C1 3.5 mF 
Source frequency 60 Hz dc bus capacitor C2 3.5 mF 
Input filter inductance 1.5 mH Load inductance 250 mH 
Input filter resistance 18 mΩ Load resistance 20 Ω 
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4.2 Simulation and Experimental Results of PD-SPWM 
 As predicted in the theoretical development and illustrated in Figure 4.4, 
the simulated nv 0  CMV using the PD-SPWM technique takes on values of ± 13   
Vdc, ± 16  Vdc, and 0 Vdc, which validates the use of 25 of the 27 three-level 
switching states. There is excellent agreement between the measured CMV in 
Figure 4.5 and the CMV produced in the simulations. There is a subtle difference 
in peaks and symmetry of the ngv  waveforms due to the phase relationship 
between the source frequency and reference frequency (both 60 Hz), which is 
expected, since there is no synchronization between these two frequencies in a 
practical ASD, while the signals are synchronized in the simulations. The 
associated simulated FFT waveform, see Figure 4.6, indicates that the majority of 
the harmonic spectra occur near the carrier frequency of 2 kHz. The third 
harmonic amplitude of CMV is higher in the ngv  waveform due to the three-
phase rectifier bridge, which is also verified in the measured CMV FFT in Figure 
4.7. The ngv  CMV produced in the PLECS program in Figure 4.4 is in good 
agreement with the ngv  CMV produced in Simulink, shown in Figure 4.8, 
suggesting proper implementation of the PD-SPWM algorithm. Referring to 
Figures 4.8 and 4.9, the peak CMI flowing through the motor circuit is 
approximately 13 A, while the peak shaft voltage and peak bearing current is 
approximate 8.5 V and 15 mA, respectively. A detailed investigation on bearing 
current phenomena has shown that EDM may take place when the shaft voltage 
exceeds 6 V for motors operating at elevated temperatures [23], thus bearing 
damage may be a legitimate concern when using the PD-SPWM algorithm.  
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Figure 4.4:  simulated time-domain waveforms of load neutral to dc bus midpoint 
CMV (top) and load neutral to frame ground CMV (bottom) using PD-SPWM. 
 
Figure 4.5:  measured time-domain waveforms of load neutral to dc bus midpoint 
CMV (top) and load neutral to frame ground CMV (bottom) using PD-SPWM. 
  
113 
 
 
Figure 4.6:  FFT of simulated load neutral to dc bus midpoint CMV (top) and 
load neutral to frame ground CMV (bottom) using PD-SPWM. 
 
Figure 4.7:  FFT of measured load neutral to dc bus midpoint CMV (top) and 
load neutral to frame ground CMV (bottom) using PD-SPWM. 
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Figure 4.8:  simulated time-domain waveforms of load neutral to frame ground 
CMV (top) and shaft voltage (bottom) using PD-SPWM. 
 
Figure 4.9:  simulated time-domain waveforms of total CMI (top) and bearing 
current (bottom) using PD-SPWM. 
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 The simulated output currents in Figure 4.10 are nearly sinusoidal and 
highly symmetrical, with negligible harmonic content greater than the 
fundamental, as illustrated in the FFT of the simulated phase a current shown in 
Figure 4.11, which supports the effectiveness of using three-level NPC VSIs. On 
the contrary, there is substantial noise associated with the measured currents 
shown in Figure 4.12. The noise may be a result of high frequency coupling, see 
the spectrum in Figure 4.13, between the output conductors (which are 
unshielded between the ASD output and the motor) and the nearby dc bus 
conductors. The LC output filter may have substantially reduced this noise, 
however it was not used for the experimental analysis for the purposes of 
verifying the CMV produced by the NPC ASD. 
As predicted, the line-to-line output voltage in Figure 4.14 takes on five 
different levels, with maximum step heights of approximately 12 Vdc, which is 
half the line-to-line voltage step height produced by the two level VSI, further 
reinforcing the benefits of the three-level NPC VSI. Referring to its associated 
FFT waveform in Figure 4.15, the majority of the carrier frequency spectra occur 
near 4 kHz in the line-to-line and line-to-neutral voltages, which is twice the 
carrier frequency produced by the drive pole voltages. The measured line-to-line 
voltage and its spectrum, shown in Figures 4.16 and 4.17, respectively, are 
similar in appearance compared to the simulation results. The line-to-neutral 
voltage takes on nine different levels, which is the result of using 25 of the 27 
switching states. The nine levels are also present in the measured line-to-neutral 
voltage shown in Figure 4.16. However, there is greater asymmetry in the 
waveform, especially at the peaks and zero crossings.  
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Figure 4.10:  simulated time-domain waveforms of output line currents using PD-
SPWM. 
 
Figure 4.11:  FFT of simulated phase a output current using PD-SPWM. 
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Figure 4.12:  measured time-domain waveforms of output line currents using PD-
SPWM. 
 
Figure 4.13:  FFT of measured phase a output current using PD-SPWM. 
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Figure 4.14:  simulated time-domain waveforms of phase a pole voltage (top), 
abv  line voltage (center), and phase a line-to-neutral voltage (bottom) using PD-
SPWM. 
 
Figure 4.15:  FFT of simulated phase a pole voltage (top), abv  line voltage 
(center), and phase a line-to-neutral voltage (bottom) using PD-SPWM.  
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Figure 4.16:  measured time-domain waveforms of abv  line voltage (top) and 
phase a line-to-neutral voltage (bottom) using PD-SPWM. 
 
Figure 4.17:  FFT of measured phase abv  line voltage (top) and phase a line-to-
neutral voltage (bottom) using PD-SPWM. 
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The increase in apparent carrier frequency is another advantage of the PD-
SPWM algorithm, as the switching losses can be reduced by decreasing the 
controller’s carrier frequency while maintaining a harmonic distortion in the 
output currents comparable to the two-level VSI. Although there is a minimal 
asymmetry in the sidebands near 4 kHz, the measured versus simulated profile of 
the sidebands are in excellent agreement with each other and with the data from a 
frequency analysis carried out on the PD-SPWM algorithm in [77]. The peak 
fundamental line-to-line voltage of approximately 200 V also agrees well with 
the predicted voltage of 190 V, corresponding to an amplitude modulation index 
of 0.8 (PWM factor of 0.628). 
  The simulated dc bus voltages shown in Figure 4.18 are nearly equal, 
resulting in less than 1% dc bus voltage imbalance, as determined by: 
 ( )% %imbaiance C C C CV V V V Vé ù= - + ´ê úë û1 2 1 2 2 100   (4.1) 
The dc bus voltage balance is directly affected by the flow of current through the 
midpoint of the dc bus. Also, according to the simulation results in Figure 4.18 
using PLECS, the midpoint current appears highly symmetrical with no 
noticeable dc offset. This verifies that PD-SPWM produces a symmetrical 
sequence of switching vectors that result in an equal injection of positive and 
negative currents over a given carrier period. On the other hand, the measured dc 
bus capacitor voltages, shown in Figure 4.19, present a dc bus imbalance of 6.3% 
and a peak-to-peak ripple voltage of approximately 12 V. This is a significant 
deviation from the simulation results, and can be attributed to unequal values of  
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Figure 4.18:  simulated time-domain waveforms of upper dc bus capacitor 
voltage (top), lower dc bus capacitor voltage (center), and dc bus midpoint 
current (bottom) using PD-SPWM. 
 
Figure 4.19:  measured waveforms of upper and lower dc bus capacitor voltages 
PD-SPWM. 
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capacitance, ESR, or even small imbalances in the load. Moreover, the current 
demand on the capacitors is low because the drive is operating at only 5% of its 
rated capacity. However, as predicted in Chapter 3, the peak-to-peak ripple 
voltage of 12 Volts is well below the 28 Volt design limit (10% of the dc bus 
voltage) in the dc bus capacitor design. Nonetheless, the voltage imbalance is a 
critical concern than cannot be overlooked in practical NPC ASD applications. 
4.3 Simulation Results of PO-SPWM 
The PO-SPWM algorithm, which involves the phase shifting of one of the 
two triangular carrier waves by 180 degrees compared to PD-SPWM, produces a 
profound decrease in the CMV amplitude. As illustrated in Figure 4.20, the nv 0  
CMV produces voltages of ± 16 Vdc and 0 Vdc, which validates the use of only 19 
of the 27 three-level switching states. Hence, the six small redundant vectors that 
produce a CMV of ± 13 Vdc are completely avoided when using the PO-SPWM 
technique, which simulation results showed to be valid over the entire tested 
range of PWM factor. The associated spectrum in Figure 4.21 reveals a decrease 
in the harmonic component at 2 kHz compared to the same component using the 
PD-SPWM algorithm, see Figure 4.6. However, the PO-SPWM algorithm 
produces a greater number of components in the vicinity of the 2 kHz carrier 
frequency compared to the spectra using the PD-SPWM algorithm. Referring to 
Figures 4.22 and 4.23, the peak shaft voltage, peak CMI, and peak bearing 
current is approximately 5 V,   10 A, and 12 mA, respectively. Because the peak 
shaft voltage is less than the EDM threshold voltage of 6 V [23], the PO-SPWM 
algorithm may be successful in extending the life of the motor bearings. 
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Figure 4.20:  time-domain waveforms of load neutral to dc bus midpoint CMV 
(top) and load neutral to frame ground CMV (bottom) using PO-SPWM. 
 
Figure 4.21:  FFT of load neutral to dc bus midpoint CMV (top) and load neutral 
to frame ground CMV (bottom) using PO-SPWM.  
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Figure 4.22:  time-domain waveforms of load neutral to frame ground CMV (top) 
and shaft voltage (bottom) using PO-SPWM. 
 
Figure 4.23:  time-domain waveforms of total CMI (top) and bearing current 
(bottom) using PO-SPWM. 
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 In comparison to the PD-SPWM technique, the PO-SPWM technique 
produces a greater ripple in the output current, as shown in the time-domain 
waveform in Figure 4.24. This is justified by the modest increase in harmonic 
content near the carrier frequency of 2 kHz, which is illustrated in the FFT of the 
output current in Figure 4.25. This is a result of the mirrored symmetry about the 
time axis of the two carrier waves, which frequently causes two of the three pole 
voltages to change state approximately at the same time. Similar to the PD-
SPWM technique, the line-to-line voltage takes on five different levels, as shown 
in Figure 4.26. However, the PO-SPWM algorithm results in frequent line-to-line 
voltage step heights of the full dc bus voltage, thus significantly increasing the 
level of the DM dv/dt. This can prove harmful in terms of winding stress on 
motors, especially with the use of long motor cables. The carrier wave symmetry 
also has an effect of nullifying the doubling of the apparent carrier frequency, 
which is clearly shown in the FFT plots of the line-to-line and line-to-neutral 
voltages in Figure 4.27. The side band locations of the spectrum are in good 
agreement with the theoretical results of Carrara’s analysis of PO-SPWM in [77]. 
 Similar to the PD-SPWM simulation results, the dc bus voltage imbalance 
when using PO-SPWM is less than 1%, as depicted by the nearly equal dc bus 
voltages shown in Figure 4.28. This can be attributed to symmetrical dc bus 
midpoint currents that contain a minimal amount of dc offset. There was also a 
good match between the PLECS and MatLab/Simulink simulation results with 
respect to the dc bus midpoint current. 
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Figure 4.24:  time-domain waveforms of output line currents using PO-SPWM. 
 
Figure 4.25:  FFT of phase a output current using PO-SPWM. 
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Figure 4.26:  time-domain waveforms of phase a pole voltage (top), abv  line 
voltage (center), and phase a line-to-neutral voltage (bottom) using PO-SPWM. 
 
Figure 4.27:  FFT of phase a pole voltage (top), abv  line voltage (center), and 
phase a line-to-neutral voltage (bottom) using PO-SPWM.  
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Figure 4.28:  time-domain waveforms of upper dc bus capacitor voltage (top), 
lower dc bus capacitor voltage (center), and dc bus midpoint current (bottom) 
using PO-SPWM. 
4.4 Simulation Results of MZCM-SPWM 
 The MZCM-SPWM technique was successfully implemented in both the 
PLECS and MatLab/Simulink programs. According to Figure 4.29, the nv 0  CMV 
is nearly eliminated, and the ngv  CMV contains only the third harmonic 
component resulting from the commutation process of the three phase rectifier 
bridge, which is supported by the FFT plot in Figure 4.30. The small voltage 
transients in the ngv  time-domain waveform in Figure 4.29 occur because there is 
a small commutation delay in current through the rectifier diodes, which is 
attributed to the inductance of the three-level NPC ASD’s input reactor. These 
transitions are also apparent in the shaft voltage in Figure 4.31, which cause 
small CMI and bearing current spikes noticeable in Figure 4.32. 
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Figure 4.29:  time-domain waveforms of load neutral to dc bus midpoint CMV 
(top) and load neutral to frame ground CMV (bottom) using MZCM-SPWM. 
 
Figure 4.30:  FFT of load neutral to dc bus midpoint CMV (top) and load neutral 
to frame ground CMV (bottom) using MZCM-SPWM.  
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Figure 4.31:  time-domain waveforms of load neutral to frame ground CMV (top) 
and shaft voltage (bottom) using MZCM-SPWM. 
 
Figure 4.32:  time-domain waveforms of total CMI (top) and bearing current 
(bottom) using MZCM-SPWM. 
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The peak values of shaft voltage, CMI, and bearing current are 3.25 V, 0.85 A 
and 1.3 mA, respectively. It should be noted that when the time steps of the 
simulation are increased, some CMV spikes, up to ± 16 Vdc, occur at the zero-
crossings of the output current, especially at lower levels of PWM factor. This is 
a result of computational errors in the DT delay algorithm, which attempts to set 
the proper delay but fails to recognize a change in the polarity of the respective 
current during the foregoing time step, thus causing a CMV pulse in the output. 
Nonetheless, zero crossings of current are much less frequent than the number of 
CMV pulses produced by the PD-SPWM or PO-SPWM algorithms. 
 There is a small numerical transient in the time-domain currents at the 
start of simulation in Figure 4.33, however the currents reach steady steady-state 
in approximately one fundamental cycle. As with the PO-SPWM technique, the 
MZCM-SPWM algorithm also produces greater ripple in the current compared to 
PD-SPWM, which is caused by greater harmonic content at both 2 kHz and 4 
kHz, which is shown in Figure 4.34. It is suspected that the lack of switching 
states is the primary contributor to the additional distortion in the output current. 
The line-to-line voltage waveform in Figure 4.35 takes on five distinct levels, 
however, there are numerous transitions that result in steps that span the full dc 
bus voltage, including polarity reversals. Therefore, there is greater and more 
frequent DM dv/dt stress on the motor windings compared to both PD-SPWM 
and PO-SPWM. Because the nv 0  voltage is approximately zero, the phase 
voltage is nearly identical to the pole voltage, satisfying the criteria of Equation 
1.1. The FFT waveforms of the voltages in Figure 4.36 indicate harmonic content 
exists at the carrier frequency of 2 kHz as well as additional content at 4 kHz. 
132 
 
Figure 4.33:  time-domain waveforms of output line currents using MZCM-
SPWM. 
 
Figure 4.34:  FFT of phase a output current using MZCM-SPWM. 
  
133 
 
 
Figure 4.35:  time-domain waveforms of phase a pole voltage (top), abv  line 
voltage (center), and phase a line-to-neutral voltage (bottom) using MZCM-
SPWM. 
 
Figure 4.36:  FFT of phase a pole voltage (top), abv  line voltage (center), and 
phase a line-to-neutral voltage (bottom) using MZCM-SPWM.  
134 
The MZCM-SPWM algorithm produces an acceptable dc bus midpoint 
current, with good symmetry and minimal dc offset, resulting in very good dc 
bus capacitor voltage balance, which is shown in Figure 4.37. 
 
Figure 4.37:  time-domain waveforms of upper dc bus capacitor voltage (top), 
lower dc bus capacitor voltage (center), and dc bus midpoint current (bottom) 
using MZCM-SPWM. 
4.5 Analysis of Simulation Results 
In this section, the three SPWM methods previously simulated will be 
compared with each other to evaluate performance criteria including peak CMV, 
CMI, bearing currents, and shaft voltages, as well as harmonic distortion, 
switching losses, conduction losses, and drive efficiency. From the perspective of 
peak CMV and CMI, Figures 4.38 and 4.39 show that the MZCM-SPWM 
algorithm produces the best results, followed by PO-SPWM. The MZCM-SPWM 
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algorithm reduced the peak ngv  CMV by 61.5% and the peak CMI by 93.5% 
compared to PD-SPWM, while the PO-SPWM algorithm produced a 39.4% 
reduction in CMV and a 23.5% reduction in CMI. Due to the linear nature of the 
simplified CM equivalent circuit, the shaft voltage and bearing current for each 
PWM algorithm scales proportionally to the respective CMV and CMI. The 
results for the shaft voltage and bearing currents for all three SPWM methods are 
presented in Figures 4.40 and 4.41. 
 
 
 
 
 
 
 
Figure 4.38:  comparison of peak vng 
CMV generated by PD-, PO-, and 
MZCM-SPWM techniques. 
Figure 4.39:  comparison of peak CMI 
generated by PD-, PO-, and MZMC-
SPWM techniques. 
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Figure 4.40:  comparison of peak shaft 
voltage generated by PD-, PO-, and 
MZCM-SPWM techniques. 
Figure 4.41:  comparison of peak 
bearing current generated by PD-, PO-, 
and MZCM-SPWM techniques. 
Another important factor worthy of consideration that can be useful in 
determining bearing life is the number of CMV pulses over a fundamental 
period. Figure 4.42 shows that the PO-SPWM algorithm was able to reduce the 
average number of CMV pulses from 101 pulses per fundamental period to 79 
pulses per fundamental period when compared to PD-SPWM. Theoretically, the 
MZCM-SPWM algorithm should be capable of reducing the number of CMV 
pulses to zero, however, as previously mentioned, the zero crossings of the 
current may result in three CMV pulses per fundamental period, or perhaps 
several more if there is substantial ripple in the output currents. Nonetheless, 
there is a profound reduction in the occurrence rate of CMV pulses compared to 
PD-SPWM or PO-SPWM. The generated CM dv/dt, shown in Figure 4.43, was 
lowest (150 V/μs) using the MZCM-SPWM algorithm because of the absence of 
inverter generated CM pulses. The CM dv/dt generated using both the PD-
SPWM and PO-SPWM algorithms was 615 V/μs. 
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Figure 4.42:  comparison of CMV pulse 
rate over a fundamental period generated 
by PD-, PO-, and ZCM-SPWM 
techniques. 
Figure 4.43:  comparison of CM 
and DM dv/dt generated by PD-, 
PO-, and ZCM-SPWM techniques. 
Again referring to Figure 4.43, the PO-SPWM and MZCM-SPWM produced a 
DM dv/dt of 3.69 kV/μs, which is double the DM dv/dt produced by the PD-
SPWM algorithm. The high DM dv/dt is a major tradeoff of reducing the 
inverter generated CM dv/dt, which results in steps in the line-to-line voltage 
spanning the full dc bus voltage because two inverter pole voltages are changing 
states simultaneously. One realistic solution to this problem is to lengthen the rise 
and fall times of the IGBTs by modifying their associated gate driver circuits. 
However, this approach increases the switching losses, hence reducing the drive 
efficiency. Another solution can be achieved by incorporating passive and/or 
active DM filters. Although this option is less bulky and expensive because the 
equipment to perform CM filtration is eliminated, the added cost and size 
penalties of adding additional hardware must be carefully evaluated. 
 Distortion analysis is another critical performance metric for ASDs. The 
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THD in the output voltage can serve as a useful indicator for the analysis and 
mitigation of conducted and radiated EMI. By definition, the THD of a signal in 
terms of the peak amplitude of current or voltage can be expressed as [29]: 
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where X is the peak amplitude of the voltage or current and h is the harmonic 
order. The current THD (THDI) and voltage THD (THDV) is plotted as a 
function of the PWM factor in Figures 4.44 and 4.45, respectively, for all three 
SPWM algorithms. There is an inverse relationship between the PWM factor and 
the THD that is nearly monotonic over the simulated range of PWM factor, 
which is typical of all VSIs, and results from the degradation of a sinusoidal 
switching waveform as the amplitude modulation index is decreased. The PD-
SPWM algorithm produces the lowest amount of THDI and THDV, which is 
attributed to using a large number of switching states with optimal output state 
selection and sequencing. Surprisingly, the MZCM-SPWM algorithm produces 
less THDI and THDV compared to the PO-SPWM algorithm. The suspected 
reason for this is noticeable in the quality of the MZCM-SPWM time-domain 
line-to-line voltage waveform in Figure 4.35, which clearly exhibits greater 
sinusoidal symmetry with respect to the duty of the pulses compared to the line-
to-line voltage waveform for PO-SPWM in Figure 4.26. This is reinforced by the 
shift of harmonic content from 2 kHz to 4 kHz, see Figure 4.36, compared to the 
FFT plot of the PO-SPWM algorithm in Figure 4.27. 
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Figure 4.44:  output current THD 
generated by PD-, PO-, and MZCM-
SPWM techniques. 
Figure 4.45:  output line-to-line voltage 
THD generated by PD-, PO-, and 
MZCM-SPWM techniques. 
 
The maximum deviation in THDI and THDV over the simulated range of PWM 
factor is 2.4% and 65.2%, respectively. 
When it is desired to evaluate the performance of electric motors, the THD 
defined by Equation 4.1 is not an optimal metric. This is due to fact that 
harmonic spectra near the fundamental frequency are more pertinent than upper 
frequency spectra with regard to motor losses. Equation 4.1 weighs all harmonic 
components equally; however it would be useful if harmonics closer to the 
fundamental were weighted heavier than higher order harmonics. Thus, a 
weighted current harmonic distortion can be defined and utilized to evaluate the 
performance of the SPWM algorithms, and is given by [105]: 
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The WTHDI is plotted in Figure 4.46 for the three SPWM algorithms. In this 
case, the MZCM-SPWM algorithm produces the highest WTHDI over the full 
range of simulated PWM factor, followed by PO-SPWM, then PD-SPWM. Close 
examination of the FFT spectra of the currents using MZCM-SPWM in Figure 
4.34 reveals greater harmonic content near the fundamental when compared to 
the PO-SPWM FFT waveform, which is shown in Figure 4.25. The largest 
deviation between the three algorithms is 0.7%, which occurs at a PWM factor of 
0.08. Figure 4.46 reinforces the key principle of PWM techniques when applied 
to VSIs: as the amplitude modulation index of the PWM algorithm decreases, the 
performance of the motor in terms of current and torque ripple is sacrificed.  
 
Figure 4.46:  output current weighted THDI generated by PD-, PO-, and MZCM-
SPWM techniques. 
PWM algorithms also affect the overall drive losses, which is yet another 
important performance metric, thus the thermal analysis tools available in 
PLECS were used to compute the semiconductor losses for all three SPWM 
methods. There are three main classifications of power semiconductor losses, 
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which can be expressed as [106]: 
 iosses cond sw ieakageP P P P= + +   (4.4) 
where condP  is the device conduction loss, swP  is the device switching loss, and
ieakageP  is the off-state leakage loss. The leakage loss is neglected in the 
simulations because its value is normally very small compared to the conduction 
and switching losses [106]. Conduction loss occurs as a result of the on-state 
forward voltage drop across the device. The average value of conduction loss can 
be approximated for the IGBT, its antiparallel diode, as well as the clamping 
diodes by applying the following relationships [106] using data available from 
the device data sheets: 
 ( )sTcond _IGBT ce c c IGBT
s
P V i ( t( i ( t( R dt
T
» × + ×ò 200
1   (4.5) 
 ( )sTcond _diode d d d diode
s
P V i ( t( i ( t( R dt
T
» × + ×ò 200
1   (4.6) 
where sT  is the carrier (switching) period, ci ( t(  and di ( t( are the IGBT and 
diode forward currents, respectively, ceV 0  and dV 0  are the on-state, zero-current 
voltage drops across the IGBT and diode, respectively, and IGBTR  and diodeR  
are the respective on-state resistances. The second category of loss in ASDs is the 
switching loss, which with respect to the IGBT, is very sensitive to the PWM 
algorithm, as its value directly depends on the carrier (switching) frequency of 
the inverter. Switching losses result from the energy dissipated during the 
transition from a blocking state to the conduction state or vice-versa. The data 
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sheet of the device characterizes switching losses as turn-on/turn-off energy as a 
function of forward current. This data is utilized in PLECS in the form of lookup 
tables. The switching losses for the inverter IGBTs and diodes can be computed 
using the data sheet information by applying the following equations [106]: 
 ( )sw _IGBT s on _IGBT off _IGBTP f E E= +   (4.7) 
 ( )sw _diode s on _diode off _diodeP f E E= +   (4.8) 
where sf  is the inverter switching frequency, onE  is the device turn-on energy, 
and offE  is the device turn-off energy. The switching losses for the three phase 
rectifier bridge are computed in a similar fashion and are much lower because the 
diode switching occurs at the line frequency of the ac input. The simulation 
results for conduction and switching losses for the three SPWM algorithms are 
plotted as a function of PWM factor and are shown in Figures 4.47 and 4.48, 
respectively. As expected, the conduction losses for all three SPWM techniques 
vary directly and monotonically with respect to PWM factor. The relationship is 
quadratic due to the I R2  relationship in Equations 4.4 and 4.5. The three SPWM 
methods produce nearly equal levels of conduction loss at each level of PWM 
factor, thus demonstrating that the magnitude of conduction loss is independent 
of any one of the three SPWM algorithms. On the other hand, the switching 
losses shown in Figure 4.48 reveal that the MZCM-SPWM generates 
approximately twice the losses compared to the PD-SPWM and PO-SPWM 
techniques. This signifies that the carrier frequency applied to the inverter output 
is twice the frequency of the carrier waveform. 
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Figure 4.47:  total NPC ASD 
conduction losses as a function of 
PWM factor for PD-, PO-, and MZCM-
SPWM techniques. 
Figure 4.48:  total NPC ASD switching 
losses as a function of PWM factor for 
PD-, PO-, and MZCM-SPWM 
techniques. 
 
This is a major penalty of the MZCM-SPWM algorithm, which hinders the NPC 
ASD efficiency, as shown in Figure 4.49, which can be defined as: 
 ( )in iosses inP P / Pi = +   (4.9) 
 The switching losses for the PD-SPWM and PO-SPWM techniques agree well 
with each other, with a maximum switching loss of about 0.3 W at a PWM factor 
of 0.4. According to Figure 4.48, the relationship between switching losses and 
PWM factor is non-monotonic and non-linear. The maximum drive efficiency is 
about 97% for PD-SPWM and PO-SPWM, and about 96% for MZCM-SPWM. It 
is also apparent that the ASD losses trend more dominant as the PWM factor 
decreases, hence confirming that ASDs operate more efficiently when delivering 
their rated output power. The MZCM-SPWM algorithm generates the largest 
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deviation in efficiency (about 4.8% less efficient than PD-SPM and PO-SPWM), 
which occurs at a PWM factor of 0.08. 
 
Figure 4.49:  efficiency of NPC ASD versus PWM factor for PD-, PO-, and 
MZCM-SPWM techniques. 
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CONCLUSIONS AND FUTURE WORK 
5.1 Conclusions 
The common-mode voltage (CMV) and common-mode dv/dt produced 
by voltage-source inverter-based (VSI) adjustable speed drives (ASDs), whether 
two-level or multi-level (ML), can cause unwanted side effects, including 
premature motor bearing failures due bearing current-induced electro-discharge 
machining (EDM), excess voltage stress on motor windings, and electro-
magnetic interference (EMI) issues. In the literature, there are numerous 
techniques that utilize hardware to reduce the CMV amplitudes and common-
mode dv/dt, including passive and/or active common-mode/differential-mode 
filters or four-leg inverters. However, these options add to the overall size and 
cost of the ASD. Thus, the purpose of this thesis was to focus on software 
mitigation methods by examining and analyzing several sub-harmonic pulse-
width-modulation (SPWM) algorithms applied to three-level neutral-point-
clamped (NPC) multilevel inverters (MLIs).  
The three-level NPC VSI is one of three major categories of ML-VSIs, 
and offers the advantages of lower common-mode and differential-mode dv/dt, 
greater power capacity, and lower harmonic distortion in the output waveforms in 
comparison to two-level VSIs. Nevertheless, these converters can still produce 
harmful levels of common-mode and differential-mode dv/dt, which warranted 
the investigation of software mitigation strategies. 
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 In this thesis, a preliminary design overview of a laboratory scale, custom 
built, 7.5 kVA three-level neutral-point-clamped (NPC) VSI was given. The first 
of three PWM methods, in-phase disposition sub-harmonic pulse-width-
modulation (PD-SPWM), was implemented into the laboratory prototype to 
ensure proper operation and to verify simulation models developed in both the 
PLECS Blockset program and the Matlab/Simulink program. The first method, 
PD-SPWM, produced CMV levels of ± 13 Vdc, ± 16 Vdc, and 0 Vdc. Although 
these levels are lower than levels produced by two-level VSIs, the shaft voltage 
peaks exceeded 6 Volts, which could potentially lead to bearing damage via 
EDM in motors operating at elevated temperatures [23]. Furthermore, a 
significant deviation in the dc bus voltage balance was noticed when the 
simulation and experimental results were compared. 
The second algorithm investigated was phase-opposition disposition sub-
harmonic pulse-width modulation (PO-SPWM), which was successful in 
reducing the CMV peak amplitudes to ± 16 Vdc and limiting the peak shaft 
voltage to 5 Volts. A major drawback to PO-SPWM is higher total harmonic 
distortion in the output currents (THDI) and voltages (THDV) compared to PD-
SPWM. Furthermore, steps in the output line-to-line voltage doubled when 
compared to PD-SPWM, which consequently doubled the differential-mode 
dv/dt, which reached 3.6 kV/μs. This results in substantial stress on the motor 
windings that could lead to premature insulation breakdown and motor failures. 
The final algorithm investigated was zero-common-mode sub-harmonic 
pulse-width-modulation (ZCM-SPWM), a technique that can theoretically 
eliminate the CMV produced by the NPC ASD by using switching states that 
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only produce zero CMV. However, when an IGBT dead-time (DT) was 
introduced, the ZCM-SPWM algorithm produced CMV pulses of magnitude 
± 16 Vdc due to delayed commutation of the IGBTs during the periods of the DT. 
A modified ZCM-SPWM algorithm (MZCM-SPWM) was investigated to 
address this problem. This technique makes use of the polarity of the output line 
currents and direction of the commanded pole voltage states, thus producing the 
proper delays in state transitions in the ASD output voltages to produce zero 
CMV. This method successfully eliminated the CMV produced by the NPC ASD 
in the simulations. However, several CM pulses were noticeable during the zero 
crossings of the line currents when the simulation time steps were increased. For 
this reason, total CMV elimination may be difficult to realize in hardware. 
Similar to the PO-SPWM technique, steps in the line-to-line voltage spanning the 
full dc bus voltage contributed to a doubling of DM dv/dt when compared to 
PD-SPWM. Over the entire range of the modulation index, the THDI and THDV 
generated using the MZCM-SPWM algorithm was less than that produced using 
the PO-SPWM algorithm, but greater than that produced using the PD-SPWM 
algorithm. However, in terms of motor losses, the MZCM-SPWM technique 
produced the highest weighted total harmonic distortion in the currents (WTHDI) 
compared to the values resulting from the PD-SPWM and PO-SPWM 
techniques. 
By utilizing the thermal analysis tools available in the PLECS Blockset 
program, it was found that the conduction losses were nearly equal for all three 
SPWM algorithms, which increased monotonically as the modulation index 
increased. The MZCM-SPWM produced nearly double the switching losses 
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compared to those produced by the PD-SPWM and PO-SPWM techniques over 
the full range of modulation index. This is the result of a doubling of the apparent 
switching frequency, which is inherent to the switching sequences of the MZCM-
SPWM algorithm. The NPC ASD efficiency using the MZCM-SPWM technique 
ranged from 78% at a low modulation index to 96% at a high modulation index. 
This is a modest reduction in drive efficiency compared to the first two methods, 
which ranged from 83% at a low modulation index to 96% at a high modulation 
index. 
In conclusion, the ZCM-SPWM technique for three-level NPC VSIs was 
modified to allow for the inclusion of IGBT dead-time, while still producing zero 
common-mode voltage in the output waveforms, except near the zero crossings 
of the output currents. This was achieved by implementing delays in the output 
state transitions depending on the polarity of the output currents and direction of 
the commanded output transitions. The total harmonic distortion and overall 
drive efficiency was reasonably comparable to the performance of two 
conventional three-level SPWM techniques, namely PD-SPWM and PO-SPWM. 
There are two primary drawbacks of using the MZCM-SPWM technique. First, 
this method increases the differential-mode dv/dt, which can adversely affect the 
lifetime of motor winding insulation, especially when long cables are connected 
between the ASD and the motor. Secondly, this method produces higher 
switching losses that reduce the drive efficiency. Nevertheless, this method is 
practical and can be applied to three-level NPC motor drives when it is desired to 
limit bearing currents and EMI in the motor drive system. 
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5.2 Recommendations and Future Work 
 In order to verify the effectiveness of the PO-SPWM and MZCM-SPWM 
algorithms, it is recommended that the necessary code be developed and 
implemented into the hardware of the constructed three-level laboratory NPC 
ASD. The PO-SPWM code implementation would involve modifying the PWM 
timing/phase registers such that the one of the two carrier waves used in three-
level SPWM is shifted by 180 degrees. The MZCM-SPWM will pose a greater 
challenge, as the timing processes of the built-in DT module in the TI DSP 
controller will need to be modified at discrete intervals based on the polarity of 
the output current and direction of the commanded state transitions. Moreover, 
experimental analysis would be beneficial because the data acquired using 
software mitigation strategies could be benchmarked against data acquired when 
using hardware mitigation strategies, such as the use of the LC output filter that 
is included in the developed laboratory NPC ASD prototype. 
 Incorporating long cables between the NPC ASD and the load is another 
recommendation that could be useful in the analysis of induction motor 
overvoltages that result from high levels of common-mode and differential-mode 
dv/dt., similar to the investigations made in [101]. Any one of the three SPWM 
methods introduced in this thesis, or even other PWM methods, including SV-
PWM and D-SPWM could be examined in the analysis. The results of such 
analyses could provide useful data to determine the efficacy of the three-level 
CMV mitigation PWM algorithms when long cables are used. 
The dc bus balancing problem is a major concern in NPC MLIs, and it was 
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briefly introduced and discussed in this thesis. A thorough analysis of this 
phenomenon can be further investigated using information provided in [107] and 
applied to the proposed MZCM-SPWM algorithm, as well as other three-level 
SPWM algorithms. It would also be beneficial to increase the output power to 
rated conditions to effectively analyze the imbalances of the capacitor voltages. 
Another fundamental concern that could be further investigated using the SPWM 
algorithms presented in this thesis is the balancing of the losses among the 
switching devices in NPC ASD [108, 109], as the sizing of semiconductor 
devices is critical from a size and cost perspective. 
Another pertinent and ongoing field of research is the study and analysis 
of MLI performance when open-circuit or short-circuit faults occur in one or 
more of the switching devices in the ASD, such as the work presented in [110]. 
The open-circuit fault is very common in IGBT-based VSIs, and because there 
are a large number of switching devices in NPC VSIs, it would be of great 
significance to examine the effects that open-circuit faults have on the common-
mode-voltage, common-mode current, shaft voltages, and bearing currents. 
Finally, newly researched wide band-gap semiconductor materials, such as 
Silicon Carbide (SiC) and Gallium Nitride (GaN), are now being utilized in 
ASDs to improve their efficiency because they offer very low rise and fall times. 
The drawbacks to these types of switching devices can be significant, as reported 
in [111, 112]. It was previously mentioned in this thesis that high dv/dt can have 
a catastrophic impact on motor windings and bearings, thus it would be very 
useful to examine these effects in NPC ASDs.
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APPENDIX 
A.1 Schematic Diagrams 
 
Figure A.5.1:  three-level NPC ASD signal conditioning schematic diagram.  
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Figure A.5.2:  three-level NPC ASD low voltage interface schematic diagram.  
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A.2 Three-level NPC Drive Features and Specifications 
A.2.1 Hardware Features of the Three-level NPC ASD 
• Texas Instruments Digital Signal Processor (TMS320F28335 DSP) 
technology integrated with Spectrum Digital EZ-DSP F28335 evaluation 
board with USB programming port. 
• Infineon EconoPACK 4 technology integrated three-level IGBT power 
modules with attached gate driver/adapter boards with SC and undervoltage 
lockout protection and junction temperature measurements. 
• Signal conditioning systems for IGBT gate driver circuits with isolated dc 
power supplies current measurement sensors (LEM sensors), incremental 
optical encoder position feedback, and IGBT junction temperature 
measurement. 
• On-board dc power supplies for EZ-DSP F28335 evaluation board and signal 
conditioning system. 
• Pre-charge circuitry to protect the dc bus from current transients at system 
turn-on. 
• Input reactor for power line quality and high frequency rejection and output 
LC network for common- and differential-mode filtering. 
• Rugged open frame hardware layout for ease of measurements, testing, 
modifications, and enhancements in addition to a transparent safety enclosure. 
• Robust aluminum enclosure to shield the DSP system with short but 
manageable shielded cables to protect sensitive signals/circuits from EMI. 
• Large heat sink and two ventilation fans for maximum heat transfer during 
high-power drive operation. 
• A power switch for the 120 V control circuits. 
• Ability to increase drive rating from 7 kVA to 15 kVA through modification 
of the pre-charge circuitry and bleed resistors. 
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A.2.2 Hardware and Software Features of DSP System 
• TMS320F28335 DSP programming with Texas Instruments Code Composer 
Studio (CCStudio) version 3.3 or higher as part of TI’s eXpressDSP software 
and development tools [113, 114]. 
• Texas Instruments Flash APIs for TMSF28335 support. 
• Header files and example code for TMSF28335 DSP controller. 
• The Spectrum Digital EZ-DSP F28335 Evaluation Board include the 
following features: 
o 150 MHz CPU with an integrated Floating Point Unit (FPU). 
o 30 MHz crystal input clock. 
o 512 kB of on-chip flash memory. 
o 68 kB of on-chip single-access RAM (SARAM). 
o 256 kB of off-chip static RAM (SRAM). 
o 88 shared general purpose I/O pins (GPIO). 
o Up to 12 channels of PWM with a dedicated six channels of high-
resolution PWM (HRPWM). 
o An additional six auxiliary channels of PWM can be utilized with 
proper configuration of the six 32-bit capture (eCAP) inputs. 
o Two quadrature encoder position feedback channels (QEP), with each 
channel consisting of four signals. 
o 16 analog to digital converters (AD) with 12-bit resolution and 80 ns 
conversion time. 
o Three 32-bit CPU timers 
o A broad range of communications interfaces are onboard:  RS-232 
connector with line driver, CAN 2.0 interface with line driver, 
embedded USB JTAG controller, and an IEEE 1149.1 JTAG emulation 
connector.  
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A.2.3 Three-Level NPC ASD Electrical Specifications  
Table A.1:  Three-level NPC ASD specifications. 
Drive Type Three-Level IGBT-Based NPC Inverter 
Input Drive line voltage 200-240 VRMS, Three phase 
 Current 18 ARMS, Max 
 Power 7.5 kVA @ 240VRMS 
 Frequency 50/60 Hz 
 Control voltage 120 VRMS, Single phase 
 Control current 5 ARMS, Max 
 Reactor 7.3 % Reactance, 60 Hz 
 Input fuse size 20 A 
 Fuse type  Class CC (KTMR) 
 DC bus voltage 720 Vdc, Max 
Output Power 7.5 kVA 
 Current 18 ARMS, Max 
 Line Voltage 240 VRMS, Three phase 
 Filter type  LC 
 Filter inductance 2.5 mH 
 Filter capacitance 10 μF 
DC Supplies Input voltage 120 VRMS, Single phase 
 Supply #1 +5, +12 Vdc 
  30 W 
 Supply #2  ±15 Vdc 
  35 W 
EZ-DSP Input voltage 5 Vdc 
F28335 Input current 2 Adc, Max 
 Operating voltage 3.3 Vdc 
Signal 
Conditioning 
Input voltage +5, +12, ±15 Vdc 
 Input current 2 Adc, @ +5Vdc 
  1 Adc, @ +12Vdc 
  500 mAdc, @ -15Vdc 
  500 mAdc, @ +15Vdc 
 PWM inputs (18) +3.3 .. 5 Vdc 
 PWM outputs (18) +3.3 Vdc, 24 mAdc/ch. 
 Encoder QEP inputs (3) +3.3 .. 5 Vdc 
 Encoder QEP outputs (3) +3.3 Vdc, 24 mAdc/ch. 
 Current sens. Inputs (3) 0 .. 100 A, 1000:1 conv.ratio 
 Current sens. Outputs (3) 0 .. 2.5 Vdc, 25 mAdc/ch. 
 Temperature input range -50 .. +150 °C 
 Temperature outputs (3) 0 .. 2.5 Vdc, 25 mAdc/ch. 
 Gate driver supplies (10) +15, -8 Vdc, +100/-80 mAdc, 
isolated 
Cooling Ventilation fans (2) 120 VRMS 
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A.3 Spectrum Digital ez-DSP F28335 Hardware Identification and 
Description 
 
                                      (a)                                                     (b) 
Figure A.5.3:  EZ-DSP F28335 DSP board layout and component identification. 
(a) top view, (b) bottom view [100]. 
  
170 
Table A.2:  EZ-DSP F28335 component/device description and settings. 
Identifier Settings/Connections Description 
DS1 Green LED +5 Vdc active 
DS2 Green LED GPIO32 status 
DS201 Green LED Embedded emulation link status 
J11 No connection CANB header connection (2 x 5) 
J12 No connection SCIB header connection (2 x 5) 
J201 USB Programming Port Embedded USB JTAG interface 
JP1 Shorted +2.048 Vdc connected to ADCREFIN 
JP7 Shorted CANA termination resistor installed 
JP8 Shorted CANB termination resistor installed 
JR2 +3.3 Vdc +3.3/5 Vdc supply selection to XTPD 
JR4 +3.3 Vdc +3.3/5 Vdc supply selection to P4 & P8 
JR5 +3.3 Vdc +3.3/5 Vdc supply selection to P2 & P10 
JR6 GPIO22 Selected MUX GPIO22/GPIO24 selection 
P1 No connection JTAG interface header connection (2 x 7) 
P2 No connection Expansion interface header connection (2 x 30) 
P4 No connection I/O interface header (1 x 20) 
P5 No connection Analog inputs B0-B7, ADCREFM, ADCREFP 
P6 +5 Vdc Power connector 
P7 No connection I/O interface header (1 x 20) 
P8 PWM outputs (16) I/O interface header (2 x 20) 
P9 Analog inputs (6) Current/temperature Analog inputs A0-A7, ADCLO 
P10 QEP inputs (3) PWM outputs (2) 
Expansion interface 
 header connection (2 x 30) 
P11 No connection CANA DB9 female connector 
P12 No connection RS-232 DB9 female connector 
SW1 {1 2 3 4}=[0 0 1 0] Boot load option switch (set to SPI-A boot) 
SW2 {1 2 3 4}=[1 1 0 1] {5 6 7}=[1 1 1] Processor configuration 
 
